1986
DOI: 10.1109/tcad.1986.1270177
|View full text |Cite
|
Sign up to set email alerts
|

Stochastic Models for Wireability Analysis of Gate Arrays

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
19
0

Year Published

1989
1989
2003
2003

Publication Types

Select...
3
2
2

Relationship

0
7

Authors

Journals

citations
Cited by 44 publications
(19 citation statements)
references
References 6 publications
0
19
0
Order By: Relevance
“…In this section we utilize the approach outlined by Sastry and Parker [6,7] to characterize intercon nection length distributions. Our analysis differs in that we distinguish between different placement stra tegies which result in one-and two-dimensional array representations.…”
Section: One-dimensional Versus Two-dimensional Partitioning Coefficimentioning
confidence: 99%
See 3 more Smart Citations
“…In this section we utilize the approach outlined by Sastry and Parker [6,7] to characterize intercon nection length distributions. Our analysis differs in that we distinguish between different placement stra tegies which result in one-and two-dimensional array representations.…”
Section: One-dimensional Versus Two-dimensional Partitioning Coefficimentioning
confidence: 99%
“…The terminal-block relationship, T=aBp , Rent's rule, where a and p are empirical constants and p is typically between .57 and .75 [3] has proved useful in the analysis of interconnection lengths [4][5][6][7][8][9][10][11]. The Rent relationship provides a measure of the number of interconnections which cross a given boundary which encloses B blocks.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…Wei [7] used Rent's rule and arrived on a statistical model for hierarchical FPGA routing prediction. Some other works that indirectly address the routing resource prediction or evaluation include the congestion minimization techniques due to Wang and Sarrafzadeh [15], simultaneous place and route by Nag and Rutenbar [11], and wireability analysis for gate arrays by Sastry and Parker [13].…”
Section: Related Workmentioning
confidence: 99%