The platform will undergo maintenance on Sep 14 at about 9:30 AM EST and will be unavailable for approximately 1 hour.
2021 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) 2021
DOI: 10.1109/islped52811.2021.9502476
|View full text |Cite
|
Sign up to set email alerts
|

SpartanSSD: a Reliable SSD under Capacitance Constraints

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
6
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(6 citation statements)
references
References 9 publications
0
6
0
Order By: Relevance
“…However, their approach is only applicable to systems that perform journaling and require changes to the application code. SpartanSSD [24], which is most related to this work, pinpoints capacitance constraints in scalable SSDs and reduces capacitance requirements by making use of elastic journaling. SpartanSSD logs the mapping information updates into the in-device journal so that the writes to the mapping table can be buffered.…”
Section: Related Workmentioning
confidence: 99%
“…However, their approach is only applicable to systems that perform journaling and require changes to the application code. SpartanSSD [24], which is most related to this work, pinpoints capacitance constraints in scalable SSDs and reduces capacitance requirements by making use of elastic journaling. SpartanSSD logs the mapping information updates into the in-device journal so that the writes to the mapping table can be buffered.…”
Section: Related Workmentioning
confidence: 99%
“…As you can see in Figure 2, power supply is switched from the external power source to the internal capacitor bank when a power-loss event is detected. Note that the amount of the capacitors required for the PLP is proportional to the size of the volatile buffer [6,7,18]. Typically, SSDs use an internal buffer to store not only user data but also meta data for FTL.…”
Section: Power-loss Protectionmentioning
confidence: 99%
“…However, the conventional block-interface SSD consumes most of volatile buffer to store a page-level mapping table with a size of 0.1% of the storage capacity. Therefore, the conventional SSDs use more than 97% of the DRAM buffer for the mapping table, while only a few megabytes can be used as a user data buffer [6]. As a result, the amount of capacitance required for PLP depends primarily on the size of the mapping table, not the size of the write buffer.…”
Section: Power-loss Protectionmentioning
confidence: 99%
See 2 more Smart Citations