SPARC M7: A 20 nm 32-Core 64 MB L3 Cache Processor

Konstadinidis, Georgios; Li, Hongping Penny; Schumacher, Francis; Krishnaswamy, V.; Cho, Hoyeol; Dash, Sudesna; Masleid, Robert P.; Zheng, Chaoyang; Lin, Yuanjung David; Loewenstein, Paul; Park, Heechoul; Srinivasan, Vijay; Huang, Dawei; Hwang, Chul Ju; Hsu, W.-J.; McAllister, Curtis; Brooks, Jeff; Pham, Ha; Turullols, Sebastian; Yanggong, Yifan; Golla, Robert; Smith, Alan; Vahidsafa, Ali

doi:10.1109/jssc.2015.2456902

Cited by 14 publications

(1 citation statement)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…There are volume NoC platforms available. However, most them are packet switching NoCs for symmetric multiprocessing (SMP) architecture oriented for general computing [ 4 ]. This solution offers flexibility but with large routing latency and relatively high reorder buffer memory cost.…”

Section: Introductionmentioning

confidence: 99%

PaCHNOC: Packet and Circuit Hybrid Switching NoC for Real-Time Parallel Stream Signal Processing

Hao,

Zhang,

Zhou

et al. 2024

Micromachines

View full text Add to dashboard Cite

Real-time heterogeneous parallel embedded digital signal processor (DSP) systems process multiple data streams in parallel in a stringent time interval. This type of system on chip (SoC) requires the network on chip (NoC) to establish multiple symbiotic parallel data transmission paths with ultra-low transmission latency in real time. Our early NoC research PCCNOC meets this need. The PCCNOC uses packet routing to establish and lock a transmission circuit, so that PCCNOC is perfectly suitable for ultra-low latency and high-bandwidth transmission of long data packets. However, a parallel multi-data stream DSP system also needs to transmit roughly the same number of short data packets for job configuration and job execution status reports. While transferring short data packets, the link establishment routing delay of short data packets becomes relatively obvious. Our further research, thus, introduced PaCHNOC, a hybrid NoC in which long data packets are transmitted through a circuit established and locked by routing, and short data packets are attached to the routing packet and the transmission is completed during the routing process, thus avoiding the PCCNOC setup delay. Simulation shows that PaCHNOC performs well in supporting real-time heterogeneous parallel embedded DSP systems and achieves overall latency reduction 65% compared with related works. Finally, we used PaCHNOC in the baseband subsystem of a real 5G base station, which proved that our research is the best NoC for baseband subsystem of 5G base stations, which reduce 31% comprehensive latency in comparison to related works.

show abstract

Section: Introductionmentioning

confidence: 99%