IEEE SENSORS 2014 Proceedings 2014
DOI: 10.1109/icsens.2014.6985225
|View full text |Cite
|
Sign up to set email alerts
|

SOI CMOS multi-sensors MEMS chip for aerospace applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
8
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 18 publications
(12 citation statements)
references
References 13 publications
0
8
0
Order By: Relevance
“…A silicon substrate embedded with a buried oxide layer (i.e., SOI wafer) is used. The SOI technology provides four basic advantages; i.e.,(a) the buried oxide acts as an etch stop layer for DRIE process, thus effectively controlling the etch depth and provides a uniform thickness to all sensor membranes, (b) provides a thermal isolation of sensing area, thus reducing the power losses to silicon substrate, (c) electrically isolates the electronic circuitry, reducing cross talk, and (d) increases the device operating temperatures range [132,133]. Cavities with vertical side walls are achieved using DRIE as it does not depend upon the lattice orientation of silicon substrate [6].…”
Section: Soi Cmos Mems Hot-film Sensors Chip Fabricationmentioning
confidence: 99%
“…A silicon substrate embedded with a buried oxide layer (i.e., SOI wafer) is used. The SOI technology provides four basic advantages; i.e.,(a) the buried oxide acts as an etch stop layer for DRIE process, thus effectively controlling the etch depth and provides a uniform thickness to all sensor membranes, (b) provides a thermal isolation of sensing area, thus reducing the power losses to silicon substrate, (c) electrically isolates the electronic circuitry, reducing cross talk, and (d) increases the device operating temperatures range [132,133]. Cavities with vertical side walls are achieved using DRIE as it does not depend upon the lattice orientation of silicon substrate [6].…”
Section: Soi Cmos Mems Hot-film Sensors Chip Fabricationmentioning
confidence: 99%
“…The design exploits recent progress in MEMS technology, in particular the development of multi-sensor chips (e.g. Mansoor et al, 2014). The head of the probe consists of a cylinder with an angled face, upon which a single MEMS chip containing several sensors is mounted.…”
Section: Introductionmentioning
confidence: 99%
“…Thus, the SOI platform is of great interest in many application fields, such as SOI-based electron-photonic integrated circuits (EPICs) and next-generation systems-on-chip with low power consumption and high speed [7]- [9]. Besides, thanks to their high tolerance to transient radiation effects, SOI substrates are also favored in aerospace applications [10]. Other applications, such as optical communication, image sensing, and photodetection are also widely explored in SOI because of high radiation hardness, as well as compatibility with SOI electronics and photonics [11]- [14].…”
Section: Introductionmentioning
confidence: 99%