2007 IEEE International Test Conference 2007
DOI: 10.1109/test.2007.4437652
|View full text |Cite
|
Sign up to set email alerts
|

SiP-test: Predicting delivery quality

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2013
2013
2014
2014

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 4 publications
0
3
0
Order By: Relevance
“…Combining multiple devices in a package is a completely different process in comparison to SOC or PCB design. Packaging multiple dices in a SiP, each with their own defects, that also has a defective impact from its assembly process, leads to an overall defect level that is higher than that of the equivalent SOC or PCB design [1]. A number of discrete chips of the functional complexity packaged in SiP result in the testing issues with the inability to provide test access or test points for the growing number of internal signals which are not brought out to pads.…”
Section: Introductionmentioning
confidence: 99%
“…Combining multiple devices in a package is a completely different process in comparison to SOC or PCB design. Packaging multiple dices in a SiP, each with their own defects, that also has a defective impact from its assembly process, leads to an overall defect level that is higher than that of the equivalent SOC or PCB design [1]. A number of discrete chips of the functional complexity packaged in SiP result in the testing issues with the inability to provide test access or test points for the growing number of internal signals which are not brought out to pads.…”
Section: Introductionmentioning
confidence: 99%
“…But at the same time, the disadvantages of SiP are increasing risks in reliability, manufacturability, and difficulty with test access [2]. Packaging multiple dice, each with their own defect level, in a SiP that also has a defect level from its assembly process, leads to an overall defect level that is higher than that of the equivalent SOC design [3].A number of discrete chips of the functional complexity packaged in SiP result in the testing issues with the inability to provide test access or test points for the growing number of internal signals which are not brought out to pads. Accordingly, SiP testing has a big challenge owing to the amount constraint of the pads and their physical access limitation.…”
Section: Introductionmentioning
confidence: 99%
“…Each of the components used in SiP will have had a certain amount of testing [3]. This paper presents a SiP microsystem and provides the final test process of the SiP microsystem with a test system which sets up specifically.…”
Section: Introductionmentioning
confidence: 99%