2019
DOI: 10.1016/j.microrel.2019.06.061
|View full text |Cite
|
Sign up to set email alerts
|

Single event transient sensitivity analysis of different 32 nm CMOS majority voters designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
5
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 9 publications
0
5
0
Order By: Relevance
“…Since TMR systems are used for applications in harsh environments where circuits are more exposed to radiation, the sensitivity of majority voters to SETs has been a topic of interest in the literature [3]- [5]. The impact of an energetic particle on a circuit node can be modeled with a double-exponential current pulse [10]: Fig.…”
Section: B Sensitivity To Setsmentioning
confidence: 99%
See 2 more Smart Citations
“…Since TMR systems are used for applications in harsh environments where circuits are more exposed to radiation, the sensitivity of majority voters to SETs has been a topic of interest in the literature [3]- [5]. The impact of an energetic particle on a circuit node can be modeled with a double-exponential current pulse [10]: Fig.…”
Section: B Sensitivity To Setsmentioning
confidence: 99%
“…It is important to consider which nodes in the circuit are relevant depending on whether there is a logical sensitized path between the node and the output [5]. Considering the nodes in the schematic of Fig.…”
Section: B Sensitivity To Setsmentioning
confidence: 99%
See 1 more Smart Citation
“…However, the majority voter robustness against radiation effects is crucial for the fault detection and correction efficiency of TMR strategies. Few works in the literature have provided design studies on the radiation robustness of majority voters in terms of power, delay, area and SET cross-section [5][6][7][8]. The work developed in [5] provides heavy-ion experimental data and proposes a relative efficiency criterion for the majority voter selection according to the TMR strategy.…”
Section: Introductionmentioning
confidence: 99%
“…In this case, the NAND-and NOR-based voter circuits have shown a similar soft-error rate (SER) due to the symmetric sizing of the PFET and NFET devices provided by the strain engineering and width quantization at FinFET technology [7]. The work in [8] adopts a layout-level analysis through stick diagram to evaluate the diffusion area of majority voters and to calculate a fault masking ratio. Despite the layoutbased approach, charge sharing between internal nodes and very importantly the intra-cell charge sharing effect in the multi-level circuit implementations are not considered, which can considerably increase the voter sensitivity or reduce it through pulse quenching effect [9].…”
Section: Introductionmentioning
confidence: 99%