SiGe/Si heterojunction TFET for analog signal applications

Sangeetha, G S; Khan, T. E. Ayoob; Hameed, T. A. Shahul

doi:10.1109/icngis.2016.7854035

Cited by 3 publications

(1 citation statement)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Recent studies Liu et al , Lin and Hu (2018), Biswal et al (2019), Lin and Hu (2018), Sangeetha et al (2016), Navya Shree et al (2020), Goswami and Bhowmick (2019) have revealed that Hetero-junction gates in TFETs can be used to reduce the threshold voltages, making them a very efficient option for low-voltage VLSI applications. In this work, the calibrated GaSb-InAs hetero-junction TFET (HTFET) (Liu et al , 2015) has been used to develop the proposed ultralow voltage Schmitt triggers.…”

Section: Hetero-junction Tunnel Field Effect Transistorsmentioning

confidence: 99%

Improved hetero-junction TFET-based Schmitt trigger designs for ultra-low-voltage VLSI applications

Vidhyadharan¹,

Vidhyadharan²

2021

WJE

View full text Add to dashboard Cite

Purpose Tunnel field effect transistors (TFETs) have significantly steeper sub-threshold slope (24–30 mv/decade), as compared with the conventional metal–oxide–semiconductor field-effect transistors (MOSFETs), which have a sub-threshold slope of 60 mv/decade at room temperature. The steep sub-threshold slope of TFETs enables a much faster switching, making TFETs a better option than MOSFETs for low-voltage VLSI applications. The purpose of this paper is to present a novel hetero-junction TFET-based Schmitt triggers, which outperform the conventional complementary metal oxide semiconductor (CMOS) Schmitt triggers at low power supply voltage levels. Design/methodology/approach The conventional Schmitt trigger has been implemented with both MOSFETs and HTFETs for operation at a low-voltage level of 0.4 V and a target hysteresis width of 100 mV. Simulation results have indicated that the HTFET-based Schmitt trigger not only has significantly lower delays but also consumes lesser power as compared to the CMOS-based Schmitt trigger. The limitations of the conventional Schmitt trigger design have been analysed, and improved CMOS and CMOS–HTFET hybrid Schmitt trigger designs have been presented. Findings The conventional Schmitt trigger implemented with HTFETs has 99.9% lower propagation delay (29ps) and 41.2% lesser power requirement (4.7 nW) than the analogous CMOS Schmitt trigger, which has a delay of 36 ns and consumes 8 nW of power. An improved Schmitt trigger design has been proposed which has a transistor count of only six as compared to the eight transistors required in the conventional design. The proposed improved Schmitt trigger design, when implemented with only CMOS devices enable a reduction of power delay product (PDP) by 98.4% with respect to the CMOS conventional Schmitt trigger design. The proposed CMOS–HTFET hybrid Schmitt trigger further helps in decreasing the delay of the improved CMOS-only Schmitt trigger by 70% and PDP by 21%. Originality/value The unique advantage of very steep sub-threshold slope of HTFETs has been used to improve the performance of the conventional Schmitt trigger circuit. Novel CMOS-only and CMOS–HTFET hybrid improved Schmitt trigger designs have been proposed which requires lesser number of transistors (saving 70% chip area) for implementation and has significantly lower delays and power requirement than the conventional designs.

show abstract