1995
DOI: 10.1063/1.358909
|View full text |Cite
|
Sign up to set email alerts
|

Si/SiO2 interface states and neutral oxide traps induced by surface microroughness

Abstract: Silicon-surface microroughness was formed by cleaning cycles of an NH4OH-H2O2-H2O solution. Not only the roughness of the silicon surface, but also the roughness of the thermally oxidized surface and that of the surface after the removal of the thermal oxide (corresponding to the Si/SiO2 interface roughness) were observed by means of atomic-force microscopy. By using metal-oxide-semiconductor structured samples, investigations were conducted of the electrical properties induced by surface microroughness, such … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Year Published

1999
1999
2023
2023

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 23 publications
(6 citation statements)
references
References 22 publications
0
6
0
Order By: Relevance
“…In some cases the glass surface morphology and overall roughness has become the threshold for the continued development of novel electronics and portable devices [3,4]. The surface morphology, chemical composition and homogeneity of glass manufacturing products can influence a wide variety of performance related properties including the mechanical strength and chemical durability [5][6][7][8].…”
Section: Introductionmentioning
confidence: 99%
“…In some cases the glass surface morphology and overall roughness has become the threshold for the continued development of novel electronics and portable devices [3,4]. The surface morphology, chemical composition and homogeneity of glass manufacturing products can influence a wide variety of performance related properties including the mechanical strength and chemical durability [5][6][7][8].…”
Section: Introductionmentioning
confidence: 99%
“…reported that nanoscale roughness (<1 nm) can alter the gate oxide reliability of SiO 2 thin films deposited on Si substrates, and further affect the morphological features of deposited SiO 2 films at both the nanoscale and microscale (>1 μm). Several other authors , also reported that the breakdown strength ( Q BD ) of multilayer film-based devices is associated with the interface roughness between successive layers. Also, the surface roughness of materials has been reported to significantly change the hydrophobicity, tribological properties, electrical properties (e.g., formation of electrical double layer), , and other physio-chemical properties of materials. However, those reported phenomena were based on roughness values specified using average roughness (Ra) or root-mean-square (RMS) roughness, which do not provide any information with respect to the spatial distribution of roughness or the scale dependency of roughness.…”
Section: Introductionmentioning
confidence: 94%
“…1 and has been shown in Figure 30. The trap generation is initially nearly linearly proportional to time, but the time dependence becomes t m where m is less than 0.2 at breakdown [503,523,621,691]. Notice that the trap density in the oxide, immediately prior to oxide breakdown, drops as the gate stress voltage increases.…”
Section: Si -O -Simentioning
confidence: 99%
“…There appears to be no major thickness dependence to trap generation [340,343,355,511,553,573,581]. Similarly, there appears to be no major effect of changing the gate voltage polarity on trap generation, other than, injecting electrons from the smoother oxide-substrate interface (positive gate voltage) results in more uniform trap generation, longer time-to-breakdown, and more traps in the oxide at breakdown, a seemingly contradictory concept [46,47,256,504,523,625,680].…”
Section: Oxide Trap Generationmentioning
confidence: 99%