Shape and Positional Anisotropy Based Area Efficient Magnetic Quantum-Dot Cellular Automata Design Methodology for Full Adder Implementation

Sivasubramani, Santhosh; Mattela, Venkat; Pal, Chandrajit; Islam, M. Saif; Acharyya, Amit

doi:10.1109/tnano.2018.2874206

Cited by 15 publications

(24 citation statements)

References 34 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Yet with lower mesh sizes, the computational timing exponentially increases and thus with mesh size of 5 nm (X)×5 nm (Y)×1 nm (Z), the results are reasonably accurate. We have used a gap of 10 nm wall separation for the nanomagnets in sub 50 nm range according to Shivasubramani et al [8], where they have used the similar wall separation for the sub 50 nm implementation of full adder design methodology. The results obtained in [8], were based on OOMMF platform and the proposed adder design was shown to successfully execute all the 8 possible logic combinations.…”

Section: Impact Of Temperature Fluctuation On the Proposed Methodologymentioning

confidence: 99%

Section: Theoretical Backgroundmentioning

confidence: 99%

“…NML based universal logic gates implementation was first demonstrated by Imre et al [4] and henceforth it has gained a lot of interest leading to the design of digital arithmetic circuit by Varga et al where an NML based adder [5] architecture was shown using the universal logic gates along with the interconnects. Recently researchers have also used shape (S) [6], positional (P) [7] and SP hybrid [8] anisotropy for adder design pertaining towards the footprint reduction and lossless information propagation respectively.…”

Section: Introductionmentioning

confidence: 99%

“…We have used an exchange stiffness constant of 30×10 -12 J m −2 , damping coefficient of 0.5 and saturation magnetization of 14×10 5 A m −1 . We have used 10 nm × 30 nm area; 10 nm thickness and 10 nm wall separation for elliptical nanomagnets[8].However, figure 2(b) shows the IEC coupled nanomagnets for the implementation of the universal logic gate with rectangular nanomagnets. Rectangular nanomagnets has been used for our simulations as because Himadri et al[26,27] has shown Exchange coupling between laterally adjacent nanomagnets using rectangular nanomagnets experimentally.…”

mentioning

confidence: 99%

See 3 more Smart Citations

A novel and reliable interlayer exchange coupled nanomagnetic universal logic gate design

Mattela¹,

Debroy²,

Sivasubramani³

et al. 2020

Nanotechnology

Self Cite

View full text Add to dashboard Cite

In this paper, we propose an interlayer exchange coupling (IEC) based 3D universal NAND/NOR gate design methodology for the reliable and robust implementation of nanomagnetic logic design as compared to the state-of-the art architectures. Owing to stronger coupling scheme as compared to the conventional dipole coupling, the random flip of the states of the nanomagnets (i.e. the soft error) is reduced resulting in greater scalability and better data retention at the deep sub-micron level. Results obtained from Object Oriented Micromagnetic Framework micromagnetic simulation show even at a Curie temperature of the nanomagnets coupled through IEC, the logic function works properly as opposed to dipole coupled nanomagnets which fails at 5 K when scaled down to sub 50 nm. Contemplating the fabrication challenges, the robustness of the IEC design was studied for structural defects, positional misalignment, shape, and size variations. This proposed 3D universal gate design methodology benefits from the miniaturization of nanomagnets as well as reduces the effect of thermally induced errors resulting in opening up a new perspective for nanomagnet based design in magneto-logic devices.

show abstract

Section: Impact Of Temperature Fluctuation On the Proposed Methodologymentioning

confidence: 99%

Section: Theoretical Backgroundmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

mentioning

confidence: 99%

See 2 more Smart Citations

A novel and reliable interlayer exchange coupled nanomagnetic universal logic gate design

Mattela¹,

Debroy²,

Sivasubramani³

et al. 2020

Nanotechnology

Self Cite

View full text Add to dashboard Cite

show abstract

“…With the rising demand for exploration towards alternative information processing phenomenon, the role of architecture development in these emerging computing paradigms possess significant importance [1][2][3][4]. Skyrmion based logic gains attention as one of the emerging alternative information processing due to its ability to translate towards fabrication [5][6][7][8][9].…”

Section: Introductionmentioning

confidence: 99%

Skyrmion based 3D low complex runtime reconfigurable architecture design methodology of universal logic gate

Sivasubramani¹,

Paikaray²,

Kuchibhotla³

et al. 2023

Nanotechnology

Self Cite

View full text Add to dashboard Cite

In this study, we introduce the area efficient low complex runtime reconfigurable architecture design methodology based on Skyrmion logic for universal logic gate (ULG) i.e., NOR / NAND implementation using micromagnetic simulations. We have modelled the two input 3D device structure using bilayer ferromagnet/heavy metal where the magnetic tunnel junctions (MTJs) inject and detect the input and output skyrmions by exploiting the input reversal mechanism. The implementation of NOR and NAND is performed using this same device where it is reconfigured runtime with enhanced tunability by the ON and OFF state of current passing through a nonmagnetic metallic gate respectively. This gate acts as a barrier for skyrmion motion (additional control mechanism) to realize the required Skyrmion logic output states. To the best of authors’s knowledge the boolean optimizations and the mapping logic have been presented for the first time to demonstrate the functionalities of the NOR / NAND implementation. This proposed architecture design methodology of ULG leads to reduced device footprint with regard to the number of thin film structures proposed, low complexity in terms of fabrication and also providing runtime reconfigurability to reduce the number of physical designs to achieve all truth table entries (∼75 % device footprint reduction). The proposed 3D ULG architecture design benefits from the miniaturization resulting in opening up a new perspective for magneto-logic devices.

show abstract

Power and Area-Efficient Architectural Design Methodology for Nanomagnetic Computation

Sivasubramani

Debroy

Acharyya

2020

Energy Systems in Electrical Engineering

View full text Add to dashboard Cite

Shape and Positional Anisotropy Based Area Efficient Magnetic Quantum-Dot Cellular Automata Design Methodology for Full Adder Implementation

Cited by 15 publications

References 34 publications

A novel and reliable interlayer exchange coupled nanomagnetic universal logic gate design

A novel and reliable interlayer exchange coupled nanomagnetic universal logic gate design

Skyrmion based 3D low complex runtime reconfigurable architecture design methodology of universal logic gate

Power and Area-Efficient Architectural Design Methodology for Nanomagnetic Computation

Contact Info

Product

Resources

About