Interconnect-Centric Design for Advanced SoC and NoC
DOI: 10.1007/1-4020-7836-6_11
|View full text |Cite
|
Sign up to set email alerts
|

Self-Timed Approach for Noise Reduction in NoC Reduction in NoC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(2 citation statements)
references
References 17 publications
0
2
0
Order By: Relevance
“…Each "loop" consists of a processor element (PE), memory unit, communication units and its current state. There were many works studying STR in each aspects, [3,9,10]. Gill [3] proposed a method to parallel the "for loop" using self-timed ring.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Each "loop" consists of a processor element (PE), memory unit, communication units and its current state. There were many works studying STR in each aspects, [3,9,10]. Gill [3] proposed a method to parallel the "for loop" using self-timed ring.…”
Section: Introductionmentioning
confidence: 99%
“…Gill [3] proposed a method to parallel the "for loop" using self-timed ring. Liljebrg [9] reduced crosstalk and switching noise with the self-timed ring design.…”
Section: Introductionmentioning
confidence: 99%