Self-checking design in Eastern Europe

On concurrent error detection with bounded latency in FSMs

“…A plethora of research efforts have been expended in concurrent error detection for both combinational and sequential circuits [1,2,3]. Proposed solutions explore the trade-offs between the three key parameters of this problem: achieved coverage, incurred overhead, and potential latency.…”