SDS: An Optimal Slack-Driven Block Shaping Algorithm for Fixed-Outline Floorplanning

Abstract

Abstract-This paper presents an efficient, scalable, and optimal slack-driven shaping algorithm for soft blocks in nonslicing floorplan. The proposed algorithm is called SDS. SDS is specifically formulated for fixed-outline floorplanning. Given a fixed upper bound on the layout width, SDS minimizes the layout height by only shaping the soft blocks in the design. Iteratively, SDS shapes some soft blocks to minimize the layout height with the guarantee that the layout width would not exceed the given upper bound. Rather than using some simple heuristic as in previous work, the amount of change on each block is determined by systematically distributing the global total amount of available slack to individual block. During the whole shaping process, the layout height monotonically reduces and eventually converges to an optimal solution. Two optimality conditions are presented to check the optimality of a shaping solution for fixedoutline floorplanning. In practice, to terminate the process of convergence early, we propose two different stopping criteria. We also extend SDS to handle other floorplanning problems, e.g., classical floorplanning. To validate the efficiency and effectiveness of SDS, comprehensive experiments are conducted on MCNC and HB benchmarks. Compared with previous work, SDS achieves the best experimental result with a significantly faster runtime.Index Terms-Block shaping, fixed-outline floorplanning, very large scale integration physical design.

Enumeration technique in very large‐scale integration fixed‐outline floorplanning

“…Basically there are two types of optimisation tools in VLSI floorplanning, which are stochastic [1,[3][4][5][6][7] and non-stochastic-based [8][9][10][11] floorplanners. As compared with non-stochastic-based, the stochastic-based floorplanner has an expensive runtime cost and high degree of variation.…”

Fast Algorithms for Thermal-Aware Floorplanning

“…Floorplanning [1][2][3][4][5] is one of the most important procedures in IC designs. It places all the functional modules to proper positions such that no modules are overlapped and some cost function is minimized.…”