2018
DOI: 10.1109/jeds.2018.2817636
|View full text |Cite
|
Sign up to set email alerts
|

SCR-Based ESD Protection Using a Penta-Well for 5 V Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
11
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
10

Relationship

3
7

Authors

Journals

citations
Cited by 27 publications
(11 citation statements)
references
References 7 publications
0
11
0
Order By: Relevance
“…As the length of L2 increases, more electrons are recombined in the base region of the NPN parasitic bipolar transistor. Therefore, the holding voltage of the silicon carbide lateral SCR is increased because it increases the emitter injection efficiency of the NPN parasitic bipolar transistor [12]. Also, when compared to L1, L2 is a P + implant region and has a higher doping concentration.…”
Section: Tlp Measurementmentioning
confidence: 99%
“…As the length of L2 increases, more electrons are recombined in the base region of the NPN parasitic bipolar transistor. Therefore, the holding voltage of the silicon carbide lateral SCR is increased because it increases the emitter injection efficiency of the NPN parasitic bipolar transistor [12]. Also, when compared to L1, L2 is a P + implant region and has a higher doping concentration.…”
Section: Tlp Measurementmentioning
confidence: 99%
“…Conventional diode structures and Gate-Grounded NMOS (GGNMOS) structures always require a large silicon area to achieve a good ESD robustness [7][8][9][10]. By contrast, silicon controlled rectifiers (SCRs) have been widely used due to their highest robustness per unit area [11][12][13][14][15][16][17][18][19][20]. However, the unique positive feedback loop of the SCR structure makes it have deep snapback characteristics, which cause a low holding voltage.…”
Section: Introductionmentioning
confidence: 99%
“…By providing an additional ESD discharge path, the recently proposed low-dynamic -resistance-dual SCR (LDRDSCR) [5] has an excellent dynamic resistance. However, its low holding voltage falls outside the high-voltage ESD design window, and the device structure must be lengthened, increasing its on-resistance [8][9][10]. Fig.…”
Section: Introductionmentioning
confidence: 99%