Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins

Schrape, Oliver; Herrmann, Manuel; Winkler, Frank; Krstić, Miloš

doi:10.1109/ddecs.2017.7934555

2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits &Amp; Systems (DDECS) 2017

DOI: 10.1109/ddecs.2017.7934555

|View full text |Cite

Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins

Oliver Schrape

Manuel Herrmann

Frank Winkler

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2018

Publication Types

Select...

Other2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins

Cited by 2 publications

References 4 publications

Exploring the Performance-Energy Optimization Space of a Bridge Between 3D-Stacked Electronic and Optical Networks-on-Chip

Exploring the Performance-Energy Optimization Space of a Bridge Between 3D-Stacked Electronic and Optical Networks-on-Chip

D-SET Mitigation Using Common Clock Tree Insertion Techniques for Triple-Clock TMR Flip-Flop

Contact Info

Product

Resources

About