2003
DOI: 10.1109/ted.2003.810470
|View full text |Cite
|
Sign up to set email alerts
|

RF CMOS on high-resistivity substrates for system-on-chip applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
21
0

Year Published

2004
2004
2021
2021

Publication Types

Select...
7
2
1

Relationship

0
10

Authors

Journals

citations
Cited by 77 publications
(22 citation statements)
references
References 30 publications
0
21
0
Order By: Relevance
“…1(a). And we use two kinds of 500 µm-thick silicon substrates with low resistivity ( sub < 5:0 ohm-cm) and high resistivity ( sub > 1000 ohm-cm), respectively, where the oxide thickness is ∼4.5 µm [18].…”
Section: Spiral Metal Line Widthmentioning
confidence: 99%
“…1(a). And we use two kinds of 500 µm-thick silicon substrates with low resistivity ( sub < 5:0 ohm-cm) and high resistivity ( sub > 1000 ohm-cm), respectively, where the oxide thickness is ∼4.5 µm [18].…”
Section: Spiral Metal Line Widthmentioning
confidence: 99%
“…Furthermore, reducing the substrate losses by spacing the inductor coil away from the substrate may be far less relevant than lowering the ohmic losses in the coil at low RF. That is, because future RF integration processes will likely adopt high-resistivity silicon (HRS) substrates to reduce substrate losses and crosstalk at the same time [15], [16]. Sole reduction of the metal losses may thus be sufficient, if achieved at reduced cost.…”
Section: Sam Concept and Processmentioning
confidence: 99%
“…Furthermore, the wafer thermal conductivity and the wafer surface cristallinity are well understood. High quality coplanar waveguides (CPWs) on conventional Si or HR-Si substrates have been reported [2]- [10].…”
Section: Introductionmentioning
confidence: 99%