2023
DOI: 10.1109/mnano.2023.3278971
|View full text |Cite
|
Sign up to set email alerts
|

Review of Simulation Methods for Design of Spin Logic

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 42 publications
0
2
0
Order By: Relevance
“…20 . Compared to other related studies that conducted logic operations with a single device, the CuTeHO memristor offers advantages of fabrication simplicity and operational efficiency over the one diode-one resistor (1D1R) approach 39 or the trilayer-oxide-based unipolar resistive switching (URS) device approach 40 . Using the suggested DC logic method, a 1-bit binary full adder/subtractor was constructed using a 2 × 2 crossbar in 8 steps ( Supplementary Notes 3 and 4, Supplementary Figs.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…20 . Compared to other related studies that conducted logic operations with a single device, the CuTeHO memristor offers advantages of fabrication simplicity and operational efficiency over the one diode-one resistor (1D1R) approach 39 or the trilayer-oxide-based unipolar resistive switching (URS) device approach 40 . Using the suggested DC logic method, a 1-bit binary full adder/subtractor was constructed using a 2 × 2 crossbar in 8 steps ( Supplementary Notes 3 and 4, Supplementary Figs.…”
Section: Resultsmentioning
confidence: 99%
“…Thus, the CuTeHO memristors not only offer improved performance, but promise functional generality as well. Such application flexibility, especially of post-CMOS devices that can express universal Boolean logic, is a well-recognized need 40 .…”
Section: Discussionmentioning
confidence: 99%