Proceedings of the 9th Annual Conference on Genetic and Evolutionary Computation 2007
DOI: 10.1145/1276958.1277010
|View full text |Cite
|
Sign up to set email alerts
|

Reducing the number of transistors in digital circuits using gate-level evolutionary design

Abstract: This paper shows that the evolutionary design of digital circuits which is conducted at the gate level is able to produce human-competitive circuits at the transistor level. In addition to standard gates, we utilize unconventional gates (such as the NAND/NOR gate and NOR/NAND gate) that consist of a few transistors but exhibit non-trivial 3-input logic functions. Novel implementations of adders and majority circuits evolved using these gates contain fewer transistors than the smallest existing implementations … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2008
2008
2020
2020

Publication Types

Select...
5
2

Relationship

2
5

Authors

Journals

citations
Cited by 15 publications
(4 citation statements)
references
References 16 publications
0
4
0
Order By: Relevance
“…Beside the direct comparison of the results delivered by the proposed synthesis method and those obtained with the help of the conventional Espresso tool (in terms of the overall circuit size comprising 2-input logic elements and some special polymorphic functional blockssee corresponding sections in Table 2), several additional tests were performed in order to find whether the proposed method exhibits any dependence on the following attributes • Figure 2, total number of logic inputs (test circuits defined in Table 1 are shown from left to right in the order as follows -1, 2, 3, 5,6,7,13,14,15,8,9,10,11,12,4), to show the effect on the resulting synthesis method efficiency (compared with Espresso tool as 100 % reference).…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations
“…Beside the direct comparison of the results delivered by the proposed synthesis method and those obtained with the help of the conventional Espresso tool (in terms of the overall circuit size comprising 2-input logic elements and some special polymorphic functional blockssee corresponding sections in Table 2), several additional tests were performed in order to find whether the proposed method exhibits any dependence on the following attributes • Figure 2, total number of logic inputs (test circuits defined in Table 1 are shown from left to right in the order as follows -1, 2, 3, 5,6,7,13,14,15,8,9,10,11,12,4), to show the effect on the resulting synthesis method efficiency (compared with Espresso tool as 100 % reference).…”
Section: Resultsmentioning
confidence: 99%
“…• Figure 4, percentage of the inputs with logic 1 value (test circuits defined in Table 1 are shown from left to right in the order as follows -11, 12, 15, 2, 4, 7, 1, 3, 5,6,8,9,10,13,14). Reference in the case of the different percentage of inputs with a logic 1 value is shown here for circuits defined in Table 2.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Cartesian Genetic Programming (CGP) has been applied to evolve novel implementations of digital circuits in the recent years [1,2,3]. In order to reduce the number of gates, a correctly working circuit is evolved firstly.…”
Section: Introductionmentioning
confidence: 99%