Reconfigurable Field Programmable Gate Arrays: Failure Modes and Analysis

Battezzati, N.; Sterpone, Luca; Violante, M.

doi:10.1007/978-1-4419-7595-9_3

Cited by 3 publications

(1 citation statement)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This potentially results in erroneous circuit behavior [7]. The effects of these so-called soft errors (as they are reversible in contrast to hard errors which occur in the manufacturing process or as a result of component aging [12]) can be reduced by using either (a) FPGA architectures which are less susceptible to particle hits ( [11], [13]), or (b) utilizing approaches which dynamically reconfigure soft error affected configuration partitions of a FPGA [14]. However, the first solution (a) induces that todays most sophisticated FPGA architectures (which are SRAM based) cannot be used anymore while the second solution (b) does not work for application SRAM resources.…”

Section: ) More Precisely Targeted Fault-containment Strategiesmentioning

confidence: 99%

Logic synthesis of assertions for saftey-critical applications

Wenzl

Fibich

Rössler

et al. 2015

2015 IEEE International Conference on Industrial Technology (ICIT)

View full text Add to dashboard Cite

In this work we propose the rather new approach to synthesize properties formulated in verification languages, in particular PSL, down to hardware level. Such flow can be useful especially for safety-critical applications to automatically generate runtime monitors at little additional design efforts. Existing assertion synthesis tools from both academia and industry are presented as well as evaluation results concerning their features and drawbacks. The main part of this work focuses on the development of a proposed own tool flow which could benefit from available commercial and/or open-source tools like PSL parsers and equivalence checkers. The paper concludes with an outlook to future work in order to smoothly integrate our proposed approach into an existing state-of-the-art FPGA design flow. First resource estimations from previous work showed that optimized hardware assertion checkers may make up only a few percentage of the designs complete size.

show abstract

Section: ) More Precisely Targeted Fault-containment Strategiesmentioning

confidence: 99%

Logic synthesis of assertions for saftey-critical applications

Wenzl

Fibich

Rössler

et al. 2015

2015 IEEE International Conference on Industrial Technology (ICIT)

View full text Add to dashboard Cite

show abstract

Using Partial Duplication With Compare to Detect Radiation-Induced Failure in a Commercial FPGA-Based Networking System

Keller

Anderson

Wirthlin

et al. 2020

2020 IEEE International Reliability Physics Symposium (IRPS)

View full text Add to dashboard Cite

The Impact of Terrestrial Radiation on FPGAs in Data Centers

Keller

Wirthlin

2021

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

Field programmable gate arrays (FPGAs) are used in large numbers in data centers around the world. They are used for cloud computing and computer networking. The most common type of FPGA used in data centers are re-programmable SRAM-based FPGAs. These devices offer potential performance and power consumption savings. A single device also carries a small susceptibility to radiation-induced soft errors, which can lead to unexpected behavior. This article examines the impact of terrestrial radiation on FPGAs in data centers. Results from artificial fault injection and accelerated radiation testing on several data-center-like FPGA applications are compared. A new fault injection scheme provides results that are more similar to radiation testing. Silent data corruption (SDC) is the most commonly observed failure mode followed by FPGA unavailable and host unresponsive. A hypothetical deployment of 100,000 FPGAs in Denver, Colorado, will experience upsets in configuration memory every half-hour on average and SDC failures every 0.5–11 days on average.

show abstract

Reconfigurable Field Programmable Gate Arrays: Failure Modes and Analysis

Cited by 3 publications

References 15 publications

Logic synthesis of assertions for saftey-critical applications

Logic synthesis of assertions for saftey-critical applications

Using Partial Duplication With Compare to Detect Radiation-Induced Failure in a Commercial FPGA-Based Networking System

The Impact of Terrestrial Radiation on FPGAs in Data Centers

Contact Info

Product

Resources

About