Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.
DOI: 10.1109/ecctd.2005.1522965
|View full text |Cite
|
Sign up to set email alerts
|

Real time vision by FPGA implemented CNNs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…Nowadays, we are involved in a project of a new robot in which CNNs are emulated on an FPGA, and this should allow a faster processing of the image. For example, in [19] is shown that an FPGA can emulate CNNs up to 9 times faster than a DSP can do (of course, these data depend on the characteristics of the two devices). Anyway, such projects should enhance the development of dedicated CNN hardware as well as spark the search for CNN solutions to a number of problems.…”
Section: Discussionmentioning
confidence: 98%
“…Nowadays, we are involved in a project of a new robot in which CNNs are emulated on an FPGA, and this should allow a faster processing of the image. For example, in [19] is shown that an FPGA can emulate CNNs up to 9 times faster than a DSP can do (of course, these data depend on the characteristics of the two devices). Anyway, such projects should enhance the development of dedicated CNN hardware as well as spark the search for CNN solutions to a number of problems.…”
Section: Discussionmentioning
confidence: 98%
“…As far as our project is concerned, we first focused on the CNN-UM emulation on a Xilinx FPGA programmed in Handel-C [8]; then, we moved to a Texas Instruments DSP programmed in C [9], whose performances were better than the previous system but far from being considered real-time processing; finally, we returned to a FPGA but this time programmed in VHDL [10], obtaining the best results so far.…”
Section: State Of the Art Of Cnn-um Emulation On Fpgamentioning
confidence: 99%
“…In particular, we have considered a Xilinx Spartan II 200K FPGA programmed in Handel-C [8], a TMS320c32 DSP programmed in C [9], and the non-optimized version of the FPGA programmed in VHDL [10]. The results are summarized in Fig.…”
Section: B Comparison With Previous Approachesmentioning
confidence: 99%