2012 IEEE International Conference on Electron Devices and Solid State Circuit (EDSSC) 2012
DOI: 10.1109/edssc.2012.6482766
|View full text |Cite
|
Sign up to set email alerts
|

Quantum dot cellular automata magnitude comparators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
20
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 25 publications
(20 citation statements)
references
References 2 publications
0
20
0
Order By: Relevance
“…A=1 and B=0) [14][15]. Graphically observation in terms of cell count, area &latency of proposed design with previous design described in [13], [14], [15].…”
Section: Qca Preleminaries a Qca Cellmentioning
confidence: 99%
“…A=1 and B=0) [14][15]. Graphically observation in terms of cell count, area &latency of proposed design with previous design described in [13], [14], [15].…”
Section: Qca Preleminaries a Qca Cellmentioning
confidence: 99%
“…There are three basic gates in this technology: inverter gate, majority (M) gate, and XOR gate [3][4]. These gates are building blocks for constructing the logic circuits such as QCA multiplexers [5,7], QCA full address [1-3, 6, 8] and QCA comparators [9][10][11][12][15][16][17][18].…”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, the comparator circuits play an important role in digital circuits such as micro controllers [6,12,[15][16][17][18]. Thus, the implementation of high-performance comparator circuits has a great deal of attention, and a lot of effort [10][11][12][15][16][17][18] has been invested in performance improvement in the QCA comparator circuits. Das and De [10] have presented a 1-bit QCA comparator that requires 0.343 µm 2 area and 319 QCA cells.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…So any optimization in its complexity and area is appreciated. In paper [19] memory is designed using four dot 1 QCA, but simulation result is not reported in that paper, similarly, a parallel memory circuit presented in paper [20], designed using two dot 1 electron. Here the same approach is used to design 1-bit parallel memory which comprises of two AND Gates and one 2:1 MUX and to meet the area challenge; the parallel memory is designed by using the 2nd proposed 2:1 MUX and its block diagram are represented in Fig.…”
Section: Design Of 1 Bit Parallel Memory Using Proposed 2:1 Muxmentioning
confidence: 99%