2020
DOI: 10.1109/tase.2019.2935469
|View full text |Cite
|
Sign up to set email alerts
|

Qualification Management in Wafer Fabs: Optimization Approach and Simulation-Based Performance Assessment

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(3 citation statements)
references
References 39 publications
0
3
0
Order By: Relevance
“…While these methods provide accurate estimates of solutions, they require high computational costs because of their high-precision modeling capability (Asmundsson et al, 2009;Fowler & Mönch, 2017). Therefore, many references only use simulation models to evaluate the solution obtained by mathematical models (Bang & Kim, 2010;Kopp et al, 2019;Rashmi & Mathirajan, 2018;Ziarnetzky, (2015). Some approaches (Missbauer, 2020;Wolosewicz et al, 2015;Albey & Bilge, 2011;Puergstaller & Missbauer, 2011;Kim & Lee, 2016;Kim & Kim, 2001) use the iterative simulation and linear programming method to solve release planning problems.…”
Section: Introductionmentioning
confidence: 99%
“…While these methods provide accurate estimates of solutions, they require high computational costs because of their high-precision modeling capability (Asmundsson et al, 2009;Fowler & Mönch, 2017). Therefore, many references only use simulation models to evaluate the solution obtained by mathematical models (Bang & Kim, 2010;Kopp et al, 2019;Rashmi & Mathirajan, 2018;Ziarnetzky, (2015). Some approaches (Missbauer, 2020;Wolosewicz et al, 2015;Albey & Bilge, 2011;Puergstaller & Missbauer, 2011;Kim & Lee, 2016;Kim & Kim, 2001) use the iterative simulation and linear programming method to solve release planning problems.…”
Section: Introductionmentioning
confidence: 99%
“…There is a mix of different processing modes, for instance, single-wafer processes and batch processes where multiple lots are processed together at the same time on the same tool. The wafer fabs are considered as a repeatably job shops, that is, the tools of a tool group are revisited by the same lot because the chips are built up layer by layer on the wafer surface (Kopp, 2020). This is a high Capital Expenditure industrial investment which would require USD$1.8 billion to USD$3 billion and the process technology is usually sustainable for more than 20 years (Rothrock, 2019; Leachman et al, 2007;Hahn, 2012).…”
Section: Introductionmentioning
confidence: 99%
“…There are several studies on simulation-based optimization (SBO) in fab-production planning and scheduling problems [1]- [5]. For the production-plan decision, the previous studies formulate the planning problem using linear programming (LP, or a mixed integer programming) approaches to optimize the release quantities of wafer-lot in a period.…”
Section: Introductionmentioning
confidence: 99%