2011
DOI: 10.1109/tie.2009.2022075
|View full text |Cite
|
Sign up to set email alerts
|

Programmable System-on-Chip for Silicon Prototyping

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
7
0

Year Published

2012
2012
2016
2016

Publication Types

Select...
4
3

Relationship

3
4

Authors

Journals

citations
Cited by 17 publications
(7 citation statements)
references
References 18 publications
0
7
0
Order By: Relevance
“…However, in order to process the registered signals, a computer with MATLAB s software is needed which results in additional costs that are related to licence for this software. Better solutions especially for embedded SHM are electronic systems using microcontrollers or SoPC (System on Programmable Chip, sometimes called PSoC Programmable System-on-Chip) [49,50] based on FPGA (Field Programmable Gate Arrays) units with software developed in C or Cþ þ language [51].…”
Section: Damage Localization Algorithmmentioning
confidence: 99%
“…However, in order to process the registered signals, a computer with MATLAB s software is needed which results in additional costs that are related to licence for this software. Better solutions especially for embedded SHM are electronic systems using microcontrollers or SoPC (System on Programmable Chip, sometimes called PSoC Programmable System-on-Chip) [49,50] based on FPGA (Field Programmable Gate Arrays) units with software developed in C or Cþ þ language [51].…”
Section: Damage Localization Algorithmmentioning
confidence: 99%
“…In this system, the acquisition electronics is developed using a Programmable System on Chip (PSoC) that allows to implement both digital and analog blocks, including a microcontroller unit (MCU) and memory elements [19]. In this system, the acquisition electronics is developed using a Programmable System on Chip (PSoC) that allows to implement both digital and analog blocks, including a microcontroller unit (MCU) and memory elements [19].…”
Section: Introductionmentioning
confidence: 99%
“…Comparing with the silicon areas of the projects/designs, the silicon areas of user's IPs or special hardware accelerator designs are smaller than platform elements which include processor, memory, bus, controller, or I/O. In order to reduce the fabrication silicon areas cost of SoC implementation, an innovative Multi-Project System-ona-Chip (MP-SoC) design service model was developed [2]. The MP-SoC can greatly reduce the fabrication silicon area cost, but it is impractical to integrate the heterogeneous designs into a single system and the additional efforts of isolation mechanism need to be taken to prevent the interfaces from other SoC projects in MP-SoC design.…”
Section: Introductionmentioning
confidence: 99%