Programmable active memories: reconfigurable systems come of age

Abstract

Memories (PAM) are a novel form of universal recon gurable hardware co-processor. Based on Field-Programmable Gate Array (FPGA) technology, a P AM is a virtual machine, controlled by a standard microprocessor, which can be dynamically and inde nitely recongured into a large number of application-speci c circuits. PAMs o er a new mixture of hardware performance and software versatility. We review the important architectural features of PAMs, through the example of DECPeRLe-1, an experimental device built in 1992. PAM programming is presented, in contrast to classical gate-array and full custom circuit design. Our emphasis is on large, code-generated synchronous systems descriptions no compromise is made with regard to the performance of the target circuits. We exhibit a dozen applications where PAM technology proves superior, both in performance and cost, to every other existing technology, including supercomputers, massively parallel machines, and conventional custom hardware. The elds covered include computer arithmetic, cryptography, error correction, image analysis, stereo vision, video compression, sound synthesis, neural networks, high-energy physics, thermodynamics, biology and astronomy. At comparable cost, the computing power virtually available in a PAM exceeds that of conventional processors by a factor 10 to 1000, depending on the speci c application, in 1992. A technology shrink increases the performance gap between conventional processors and PAMs. By Noyce's law, we predict by h o w m uch the performance gap will widen with time. Keywords| Programmable Active Memory, P AM, recongurable system, eld-programmable gate array, FPGA.

Dynamic Partial Reconfiguration Contribution on System on Programmable Chip Architecture for Motor Drive Implementation

“…DPR offers important benefits for the designs implementation. Several architectures have been designed and have validated the DPR computing concept for the real time processing (Wirthlin and Hutchings, 1995;Vuillemin et al, 1996;Kastrup et al, 1999;Goldstein et al, 2000;Kessal et al, 2000;Donlin et al, 2005). However, optimal partitioning of an algorithm is not defined yet.…”

CAM based high-speed compressed data communication system development using FPGA

“…In order to design a system for an FPGA, a Hardware Description Language (HDL) is needed. VHDL [18,19,20] was chosen for this work in spite of its somewhat restricted programming features.…”

Policy-Driven Memory Protection for Reconfigurable Hardware

“…Reconfigurable systems use programmability and regularity to create a flexible computing fabric that can lower design costs, reduce system complexity, and decrease time to market, while achieving 100x performance gain per unit silicon as compared to a similar microprocessor [5,7,33]. The growing popularity of reconfigurable logic has forced practitioners to start to consider the security implications, yet the resource constrained nature of embedded systems is a challenge to providing a high level of security [16].…”