4th IEEE International Symposium on Electronic Design, Test and Applications (Delta 2008) 2008
DOI: 10.1109/delta.2008.105
|View full text |Cite
|
Sign up to set email alerts
|

Predictive Die-Level Reliability-Yield Modeling for Deep Sub-micron Devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2009
2009
2013
2013

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…[2] proposes the use of joint-count sta spatial randomness. First, the local yield calculated as in [15]. The local yield is the av passing devices in a 3x3 neighbourhood wafer.…”
Section: Proposed Algorithm For Defect Clusmentioning
confidence: 99%
“…[2] proposes the use of joint-count sta spatial randomness. First, the local yield calculated as in [15]. The local yield is the av passing devices in a 3x3 neighbourhood wafer.…”
Section: Proposed Algorithm For Defect Clusmentioning
confidence: 99%
“…Spatial algorithms are a family of outlier detection methods based on the fact that defects tend to cluster. In [ 8 , 9 ], an approach based on a die-level neighborhood predictive model to successfully screen latent defects is proposed. By combining data mining with a defect-cluster extraction schema, it has been observed from production data that failing dice with traceable causes tend to form clusters at the wafer level or hot spots at the wafer-lot level.…”
Section: Introductionmentioning
confidence: 99%