Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding

Tsoumanis, Kostas; Axelos, Nicholas; Moschopoulos, Nikolaos; Zervakis, Georgios; Pekmestzi, Kiamal

doi:10.1109/tc.2015.2428691

Cited by 6 publications

(2 citation statements)

References 15 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In 2014, Kostas Tsoumanis et al has proposed MBM with Fused Add Multiply (FAM) [22]. In 2016, K. Tsoumanis and N. Axelos has developed a new MBM hardware with pre-encoded scheme, in which reduce the area at encoding stage also reduce delay and power consumption [23]. In 2017, W. Liu and C. Wang has designed a new approximate radix-4 MBM in which reduce the power and delay [24].…”

Section: B Modified Booth Multipliermentioning

confidence: 99%

A Systematic Journal of Multipliers Accuracy and Performance

2019

ijeat

View full text Add to dashboard Cite

Low power and efficient architecture of computer arithmetic is demanded of real time Digital signal processing. Out of all arithmetic units, the multiplier is most important and frequently used arithmetic component in literature. As we know that there are many multipliers exist in the literature and everyone has his own proc-corns. But there is a gap in literature, no one gets compared all popular multiplier technique at same platform and discuss their advantages and limitations at one place. This research work outlines the most popular five multiplier techniques (like Wallace, modified, Vedic, Russian Peasant and Logarithm) and compares them, highlights merits, demerit for further improvements. This comprehensive study includes the systematic development, compares the latest design of every multiplier and justified that which one is better over other reported multiplier is also highlighted.

show abstract

Section: B Modified Booth Multipliermentioning

confidence: 99%

A Systematic Journal of Multipliers Accuracy and Performance

2019

ijeat

View full text Add to dashboard Cite

show abstract

“…Since the prior strategy by and large causes an extensive diminishment of the filter exhibitions [6], the propelled approach remains the most precise technique to accomplish a decent power, performance, and area. In such manner, the whole expulsion of the multiplier hardware is by a long shot the favored alternative of a few creators [6], [7], who rehash to speedy adders and shifters rather than multipliers, according to the coding of the operands, canonical signed digit(CSD), and modified booth (MB), for the most part [8], [9]. The disentanglement of separating circuits turns out to be particularly successful when one of the operands is lessened to a limited arrangement of pre-figured qualities, as by virtue of predefined channel portions.…”

mentioning

confidence: 99%

Design of Multiplierless Multiple Constant Multiplication for Convolution Circuit

Kolusu¹

2018

IJRASET

View full text Add to dashboard Cite

Absrtact: A radix-3 partitioning scheme can provide the pre-multiplication factors for natural numbers, which they engaged to construct a convolution circuit i.e. used for multimedia and filtering applications. In proposed method, the partitioned unsigned integer input is multiplied with 32-bit floating point filter coefficient. Ancient architectures like distributed arithmetic, shifters, recoding circuitry and other multiplier circuits are substituted with ROMs and floating point adders used for improving the efficiency. In floating point inputs, for mantissa addition the carry save adder can be substituted by parallel prefix adder. Subsequently, derived from the multiplied result it led to less area occupation. The obtained results are simulated by Xilinx ISE and compared for betterment of area, power and delay with the former approaches. Index Terms: Convolution, Floating Point Adder, Gaussian filter, Parallel Prefix Adder. I.INTRODUCTION These days in the elaboration of great media substance have advanced a serious research action for the change of separating administrators, whose hardware (HW) multifaceted nature is a fundamental worry in applications intended to unadulterated speed, for instance picture and video elaboration[1], [2]. Such many-sided quality, in reality, by and large backslides in the designation of a major number of math administrators and a subsequent loosening of the aggregate circuit. The ongoing writing demonstrates that the previously mentioned issue is normally overseen either by repeating to the full/fractional serialization of the filters [3], [4] and collapsing strategies [5] or by meddling on inward multifaceted nature of intertwined duplicate adders and multiply accumulators (MAC). Since the prior strategy by and large causes an extensive diminishment of the filter exhibitions [6], the propelled approach remains the most precise technique to accomplish a decent power, performance, and area. In such manner, the whole expulsion of the multiplier hardware is by a long shot the favored alternative of a few creators [6], [7], who rehash to speedy adders and shifters rather than multipliers, according to the coding of the operands, canonical signed digit(CSD), and modified booth (MB), for the most part [8], [9]. The disentanglement of separating circuits turns out to be particularly successful when one of the operands is lessened to a limited arrangement of pre-figured qualities, as by virtue of predefined channel portions. In such cases, the Distributed Arithmetic (DA) technique [10] can be effectively connected to parcel augmentations in more straightforward movements and increments. By utilizing recollections to store pre-ascertained incomplete entireties, whose number can be decreased with the help of multiple-constant multiplication (MCM) strategies [11], [12]. DA can be, on a fundamental level, advantageously utilized rather than MB and CSD [13]. Nonetheless, genuine displays of DA result from a watchful tradeoff between its "characteristic" piece serial activity and the paralle...

show abstract

Design of an Improved Low-Power and High-Speed Booth Multiplier

Rafiq

Chaudhry

2021

Circuits Syst Signal Process

View full text Add to dashboard Cite

Pre-Encoded Multipliers Based on Non-Redundant Radix-4 Signed-Digit Encoding

Cited by 6 publications

References 15 publications

A Systematic Journal of Multipliers Accuracy and Performance

A Systematic Journal of Multipliers Accuracy and Performance

Design of Multiplierless Multiple Constant Multiplication for Convolution Circuit

Design of an Improved Low-Power and High-Speed Booth Multiplier

Contact Info

Product

Resources

About