Our system is currently under heavy load due to increased usage. We're actively working on upgrades to improve performance. Thank you for your patience.
1982
DOI: 10.1149/1.2124121
|View full text |Cite
|
Sign up to set email alerts
|

Post‐Epitaxial Polysilicon and Si3 N 4 Gettering in Silicon

Abstract: Substantial improvement of the quality of silicon epitaxial films by post-epitaxial polysilicon back-side gettering has been observed. This improvement is displayed by the reduction of defect counts revealed by the Wright etch and anodic etch and the increase of carrier lifetime characterized by the improved MOS retention time. Correlation between the defect etch pit counts and the retention time of MOS devices fabricated is reported.High quality epitaxial (epi) films are essential for achieving high yields in… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
13
0

Year Published

1996
1996
2016
2016

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 38 publications
(13 citation statements)
references
References 3 publications
(3 reference statements)
0
13
0
Order By: Relevance
“…The gettering effect of Si 3 N 4 layers, from chemical vapour deposition (CVD) at 700-800 C, has been reported in the literature. [39][40][41][42][43] Annealing silicon with Si 3 N 4 surface layers was shown to reduce the formation of stacking faults in the subsequent oxidation step, 39,40 as well as the microdefects in epitaxial layers on silicon. 41,42 Metallic impurities such as Cu and Au were found to be reduced.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…The gettering effect of Si 3 N 4 layers, from chemical vapour deposition (CVD) at 700-800 C, has been reported in the literature. [39][40][41][42][43] Annealing silicon with Si 3 N 4 surface layers was shown to reduce the formation of stacking faults in the subsequent oxidation step, 39,40 as well as the microdefects in epitaxial layers on silicon. 41,42 Metallic impurities such as Cu and Au were found to be reduced.…”
Section: Discussionmentioning
confidence: 99%
“…[39][40][41][42][43] Annealing silicon with Si 3 N 4 surface layers was shown to reduce the formation of stacking faults in the subsequent oxidation step, 39,40 as well as the microdefects in epitaxial layers on silicon. 41,42 Metallic impurities such as Cu and Au were found to be reduced. 39 While Petroff et al conjectured the gettering mechanism to be due to the internal stress and non-stoichiometry of the Si 3 N 4 films, 39 Jourdan et al attributed the gettering effect to the Si 3 N 4 /Si interface which develops local stress and creates dislocations upon annealing.…”
Section: Discussionmentioning
confidence: 99%
“…Si samples which were contaminated with a uniform concentration of 2ϫ10 14 Fe cm Ϫ3 were implanted with 4ϫ10 14 cm Ϫ2 , 3.3 MeV, 10 B and then heat treated at 1000°C for 1 h. The total Fe concentration, measured by DLTS before and after the B gettering implant and anneal, is shown in Fig. 5.…”
Section: A Boron Dose Dependence Of Fe Gettering In Simentioning
confidence: 99%
“…Although a wide variety of gettering schemes has been developed for Si processing in the past decades, [9][10][11][12][13][14][15][16] two approaches are dominant in the current technology. First, intrinsic or internal gettering ͑IG͒ is achieved in the interior of Czochralski ͑Cz͒ bulk Si wafers which have been subjected to a high-low-high annealing cycle.…”
Section: Introductionmentioning
confidence: 99%
“…Polysilicon backside (PBS) extrinsic gettering technique has been used to remove destructive metals from semiconductor silicon devices for several decades (since 1, 2). However, the technique requires a rather high thermal budget since the gettered metals need to diffuse all the way through the silicon bulk to reach the external gettering sites.…”
Section: Introductionmentioning
confidence: 99%