2010
DOI: 10.3390/ma3010536
|View full text |Cite
|
Sign up to set email alerts
|

Porous Dielectrics in Microelectronic Wiring Applications

Abstract: Porous insulators are utilized in the wiring structure of microelectronic devices as a means of reducing, through low dielectric permittivity, power consumption and signal delay in integrated circuits. They are typically based on low density modifications of amorphous SiO2 known as SiCOH or carbon-doped oxides, in which free volume is created through the removal of labile organic phases. Porous dielectrics pose a number of technological challenges related to chemical and mechanical stability, particularly in r… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
13
0

Year Published

2012
2012
2017
2017

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 39 publications
(13 citation statements)
references
References 127 publications
0
13
0
Order By: Relevance
“…The obtained porous low-k samples consisted of a "bulk" SiOCH layer (k~2.55). One sample was further exposed for 30 s at 350 C to standard fluorinated plasma etching process used for line and via patterning [4] in order to modify its surface functionalization [18,19].…”
Section: Experimental Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The obtained porous low-k samples consisted of a "bulk" SiOCH layer (k~2.55). One sample was further exposed for 30 s at 350 C to standard fluorinated plasma etching process used for line and via patterning [4] in order to modify its surface functionalization [18,19].…”
Section: Experimental Methodsmentioning
confidence: 99%
“…Therefore, to improve the signal propagation delay and limit the cross-talk phenomenon, insulating materials with lower dielectric constant (also referred to as low-k materials where k is the material capacitance) are required between conductive lines. For instance, fluorine and carbon atoms were incorporated in silica (k SiO2 ¼ 4.2) to obtain materials with lower k due to less polarizable chemical bonds (k SIOF ¼ 3.5 and k SiOC ¼ 2.9) [4]. Using plasma-enhanced chemical vapor deposition (PECVD), further decrease in k values was achieved by including interconnected porosity (10e30%) into the material (k pSiOCH < 2.7) through co-deposition of a matrix precursor with a sacrificial "porosity generator" molecule (porogen).…”
Section: Introductionmentioning
confidence: 99%
“…A major change in the previous decade was to lower the resistance and capacitance (RC) signal delay in back end of the line (BEOL) interconnects. A more recent change has been the replacement of the insulator, silica with dielectric constant (k) around 3.9 to 4.2, with a porous organically modified silica insulator of a lower k value [2]. This has enabled a higher transistor density, which lowers cost but incorporates more complicated materials.…”
Section: Introductionmentioning
confidence: 99%
“…1,2 The initial strategy of increasing the carbon content and later by introducing porosity (air) to lower the dielectric constant of the insulating material were adopted early on. This was in large part due to the fact that it seemingly provided a long-term pathway for generational extendibility.…”
mentioning
confidence: 99%