2015 International Conference on Electrical, Electronics, Signals, Communication and Optimization (EESCO) 2015
DOI: 10.1109/eesco.2015.7253865
|View full text |Cite
|
Sign up to set email alerts
|

Pipelined FFT architectures: A review

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…While the higher radix algorithm reduces the computing stages, it also requires more adders and multipliers compared to radix-2 or radix-4 butterfly units [4,15]. The increasing utilization of float point units (FPUs) in a complete higher radix butterfly unit (BU) significantly limits the practicability of higher radix algorithm in VLSI design.…”
Section: Flexible Radix-2/4/8 Mixed Butterfly Unitmentioning
confidence: 99%
“…While the higher radix algorithm reduces the computing stages, it also requires more adders and multipliers compared to radix-2 or radix-4 butterfly units [4,15]. The increasing utilization of float point units (FPUs) in a complete higher radix butterfly unit (BU) significantly limits the practicability of higher radix algorithm in VLSI design.…”
Section: Flexible Radix-2/4/8 Mixed Butterfly Unitmentioning
confidence: 99%