2002
DOI: 10.1007/3-540-45789-5_22
|View full text |Cite
|
Sign up to set email alerts
|

Pipeline Modeling for Timing Analysis

Abstract: Abstract. In hard real-time systems, the worst-case execution times of programs must be known. Obtaining safe upper bounds for these times by measuring actual executions is rarely possible, since the worst case input is normally not known. We apply static program analysis methods to determine an upper bound for the WCET. While this approach is not new, we believe to be the first to have developed a tool that implements these techniques for all the features of a real-life, non-trivial processor, the Motorola Co… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
17
0

Year Published

2006
2006
2023
2023

Publication Types

Select...
6
3
1

Relationship

0
10

Authors

Journals

citations
Cited by 44 publications
(17 citation statements)
references
References 21 publications
0
17
0
Order By: Relevance
“…Exclusion of these so-called timing accidents tightens the upper bound by the associated timing penalty, e.g., the cache miss penalty or the time to refill the pipeline. Examples of static analyses to exclude timing accidents can be found in [1,2,3]. A designer that introduces caches, deep pipelines, or other performance boosting components into his system may find himself in the paradoxical situation that he has successfully improved the average-case performance of the system, but fails to derive sufficient timing guarantees despite his best efforts.…”
Section: Introductionmentioning
confidence: 99%
“…Exclusion of these so-called timing accidents tightens the upper bound by the associated timing penalty, e.g., the cache miss penalty or the time to refill the pipeline. Examples of static analyses to exclude timing accidents can be found in [1,2,3]. A designer that introduces caches, deep pipelines, or other performance boosting components into his system may find himself in the paradoxical situation that he has successfully improved the average-case performance of the system, but fails to derive sufficient timing guarantees despite his best efforts.…”
Section: Introductionmentioning
confidence: 99%
“…It is demonstrated for the Motorola ColdFire processor, a processor quite popular in the aeronautics and the submarine industry. The presentation follows closely that of [LTH02] 2 .…”
Section: Pipeline Modelingmentioning
confidence: 86%
“…For example, the WCET analysis for the Motorola ColdFire 5307 described in [8] assumes an empty cache for the WCET analysis (worst-case assumption) whenever the cache content is unknown. This strategy fails if the cache is configured as "copy back".…”
Section: Wcet Estimate or Wcet Bound?mentioning
confidence: 99%