Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications

Shanta, Aysha S.; Majumder, Md. Badruddoja; Hasan, Sakib; Rose, Garrett S.

doi:10.1109/tcad.2020.2999907

Cited by 27 publications

(8 citation statements)

References 52 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…PUF technology is based on the unpredictability resulting from the mismatched characteristics of circuits of the same design produced in a semiconductor manufacturing process [46][47] [48][49] [50]. As unique values are given to each semiconductor based on the fine differences that occur in a manufacturing process, the devices have unique responses to the same challenge value even though they have all been produced through the same process [51] [52].…”

Section: B Pufmentioning

confidence: 99%

Design and Implementation of Secure Cryptographic System on Chip for Internet of Things

Lee

Kim

2022

IEEE Access

View full text Add to dashboard Cite

Due to the 4th industrial revolution and the strength of the 5 th Generation (5G) era, the Internet of Things (IoT) industry is growing significantly. As a result, the number of IoT devices in various industries, such as smart cars, smart homes, and smart healthcare, and the importance of security for these devices are increasing. This study proposes a design method for a secure cryptographic system on a chip (SecSoC) that can be used in the IoT industry and presents the results of the performance and security evaluations of the implemented chipset. The experimental results demonstrated that the SecSoC is a low-power highperformance cryptographic chip that is safe from external attacks. Compared to conventional smart card integrated circuits, the proposed design includes intrusion detection circuits that can respond to external attacks. At the same time, it supports a physical unclonable function for hiding secret data and cryptographic logic for maintaining integrity and confidentiality. The SecSoC ensured a fast transfer rate up to 110 Mbps and consumed only 95.8 mW when operating at maximum frequency.

show abstract

Section: B Pufmentioning

confidence: 99%

Design and Implementation of Secure Cryptographic System on Chip for Internet of Things

Lee

Kim

2022

IEEE Access

View full text Add to dashboard Cite

show abstract

“…The main characteristics of PUFs are reliability (it should always provide same CRPs), unpredictability (PUF CRPs should not be predicted based on other CRPs), unclonability (CRP mappings should be physically unclonable), and physical unbreakability (physical PUF modification should result of malfunction or permanent damage to chip as protection of chip integrity) [ 60 ]. Advantages of the PUFs are resistant to invasive attacks and have no need for extra programming, testing, and processing power [ 61 ].…”

Section: Hardware Assisted Security Of Fog Computing Devicesmentioning

confidence: 99%

Hardware Security of Fog End-Devices for the Internet of Things

Bütün

Sari

Österberg

2020

Sensors

View full text Add to dashboard Cite

The proliferation of the Internet of Things (IoT) caused new application needs to emerge as rapid response ability is missing in the current IoT end-devices. Therefore, Fog Computing has been proposed to be an edge component for the IoT networks as a remedy to this problem. In recent times, cyber-attacks are on the rise, especially towards infrastructure-less networks, such as IoT. Many botnet attack variants (Mirai, Torii, etc.) have shown that the tiny microdevices at the lower spectrum of the network are becoming a valued participant of a botnet, for further executing more sophisticated attacks against infrastructural networks. As such, the fog devices also need to be secured against cyber-attacks, not only software-wise, but also from hardware alterations and manipulations. Hence, this article first highlights the importance and benefits of fog computing for IoT networks, then investigates the means of providing hardware security to these devices with an enriched literature review, including but not limited to Hardware Security Module, Physically Unclonable Function, System on a Chip, and Tamper Resistant Memory.

show abstract

“…The initial state sensitivity is popularly known as the 'butterfly effect', after being coined by Lorenz in a lecture [6], as if a butterfly flapped its wings in Brazil a few weeks earlier and as a result, eventually, that minor perturbation has changed the nice sunny weather in Texas into a tornado. This deterministic aperiodicity and the sensitive dependence on the initial state of chaotic systems have proven their utility in numerous security applications such as data encryption [7], random number generation [8], [9], reconfigurable logic [10], [11], Physically Unclonable Function (PUF) [12], side-channel attack mitigation [13], secure communication [14], logic obfuscation [15] and so on.…”

Section: Introductionmentioning

confidence: 99%

Cascading CMOS-Based Chaotic Maps for Improved Performance and Its Application in Efficient RNG Design

et al. 2022

View full text Add to dashboard Cite

We present a general framework for improving the chaotic properties of CMOS-based chaotic maps by cascading multiple maps in series. Along with two novel chaotic map topologies, we present the 45 nm designs for four CMOS-based discrete-time chaotic map topologies. With the help of the bifurcation plot and three established entropy measures, namely, Lyapunov exponent, Kolmogorov entropy, and correlation coefficient, we present an extensive chaotic performance analysis on eight unique map circuits (two under each topology) to show that under certain constraints, the cascading scheme can significantly elevate the chaotic performance. The improved chaotic entropy benefits many security applications and is demonstrated using a novel random number generator (RNG) design. Unlike conventional mathematical chaotic map-based digital pseudo-random number generators (PRNG), this proposed design is not completely deterministic due to the high susceptibility of the core analog circuit to inevitable noise that renders this design closer to a true random number generator (TRNG). By leveraging the improved chaotic performance of the transistor-level cascaded maps, significantly low area and power overhead are achieved in the RNG design. The cryptographic applicability of the RNG is verified as the generated random sequences pass four standard statistical tests namely, NIST, FIPS, Diehard, and TestU01.

show abstract

Physically Unclonable and Reconfigurable Computing System (PURCS) for Hardware Security Applications

Cited by 27 publications

References 52 publications

Design and Implementation of Secure Cryptographic System on Chip for Internet of Things

Design and Implementation of Secure Cryptographic System on Chip for Internet of Things

Hardware Security of Fog End-Devices for the Internet of Things

Cascading CMOS-Based Chaotic Maps for Improved Performance and Its Application in Efficient RNG Design

Contact Info

Product

Resources

About