2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) 2016
DOI: 10.1109/ipdpsw.2016.113
|View full text |Cite
|
Sign up to set email alerts
|

Performance Models for Split-Execution Computing Systems

Abstract: Abstract-Split-execution computing leverages the capabilities of multiple computational models to solve problems, but splitting program execution across different computational models incurs costs associated with the translation between domains. We analyze the performance of a split-execution computing system developed from conventional and quantum processing units (QPUs) by using behavioral models that track resource usage. We focus on asymmetric processing models built using conventional CPUs and a family of… Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
4
1

Relationship

3
2

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 31 publications
0
5
0
Order By: Relevance
“…Data is archived locally and post-processed to generate the results presented in the next section. The results presented were collected in August and September of 2016 [27].…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations
“…Data is archived locally and post-processed to generate the results presented in the next section. The results presented were collected in August and September of 2016 [27].…”
Section: Methodsmentioning
confidence: 99%
“…These steps include the time required to initialize the programmable magnetic memory (PMM) that is used as the control lines into the super-cooled processor. Technical details about the electronic programming process are available in the relevant literature [44], but it suffices to note that these steps contribute a near constant time cost to the total for the execution model [27].…”
Section: Experimental Validation Of Cam Recallmentioning
confidence: 99%
See 1 more Smart Citation
“…Under this graph-theoretic formulation, the compilation process reduces to the NP-hard problem of minor embedding the problem graph into the hardware graph. In practice, this step represents a limitation bottleneck for the end-to-end program performance because existing embedding algorithms take orders of magnitude longer to execute than the quantum annealer itself [22]. Furthermore, no efficient universal embedding algorithm exists, with past algorithms addressing specific classes of problem instance (e.g.…”
Section: Introductionmentioning
confidence: 99%
“…However, the method is not guaranteed to succeed and has a worst case complexity that scales as O(n 9 ) with the input graph order n (though average case behavior appears to be O(n 3 )). The CMR embedding algorithm represents a significant portion of the time needed for a quantum annealing workflow, and for even modest problem sizes it can far exceed the time required for executing a quantum annealing schedule [15]. Problem instances represented by large but incompletely connected input graphs must use embeddings that are both resource efficient and time efficient in order to ensure fast and correct solutions.…”
Section: Introductionmentioning
confidence: 99%