2007
DOI: 10.1016/j.microrel.2006.06.011
|View full text |Cite
|
Sign up to set email alerts
|

Performance comparison of channel engineered deep sub-micrometer pseudo SOI n-MOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2015
2015
2015
2015

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…4 shows that the value of g m increases with gate bias and reaches a maximum value at around V gs = 0.5 V after which g m decreases. This reduction in g m is due to the degraded value of mobility in the channel region caused by the enhanced surface scattering at higher gate voltage [24].…”
Section: Analog Performancementioning
confidence: 99%
“…4 shows that the value of g m increases with gate bias and reaches a maximum value at around V gs = 0.5 V after which g m decreases. This reduction in g m is due to the degraded value of mobility in the channel region caused by the enhanced surface scattering at higher gate voltage [24].…”
Section: Analog Performancementioning
confidence: 99%