2019 Devices for Integrated Circuit (DevIC) 2019
DOI: 10.1109/devic.2019.8783754
|View full text |Cite
|
Sign up to set email alerts
|

Performance Analysis of FinFET device Using Qualitative Approach for Low-Power applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
6
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
9
1

Relationship

0
10

Authors

Journals

citations
Cited by 23 publications
(6 citation statements)
references
References 15 publications
0
6
0
Order By: Relevance
“…To address these limitations while reducing the size of the transistors, several mainstream advanced technologies have emerged. For example, junctionless dual-gate MOS-FETs have good noise performance in small sizes [7,8], and short channel effects can be suppressed by the formation of ultra-thin fin in FinFET devices [9], etc.…”
Section: Fdsoi Technologymentioning
confidence: 99%
“…To address these limitations while reducing the size of the transistors, several mainstream advanced technologies have emerged. For example, junctionless dual-gate MOS-FETs have good noise performance in small sizes [7,8], and short channel effects can be suppressed by the formation of ultra-thin fin in FinFET devices [9], etc.…”
Section: Fdsoi Technologymentioning
confidence: 99%
“…The objective is to attain improved gate controllability by cylindrical geometry and reduce SCEs [40][41][42][43][44][45]. In this investigation, the ferroelectric layer Si:HfO 2 has been employed along with the dielectric layers HfO 2 and SiO 2 .…”
Section: Introductionmentioning
confidence: 99%
“…Gate and back gate voltages control the electric field of semiconductors. Because the channel generates a longitudinal electric field, the drain and source structures are closer to the channel in short-channel devices [13,14]. When the drain-source voltage is high, the electrical fields travel in a straight line.…”
Section: Introductionmentioning
confidence: 99%