2012 IEEE International Symposium on Circuits and Systems 2012
DOI: 10.1109/iscas.2012.6271986
|View full text |Cite
|
Sign up to set email alerts
|

Peaking reduced STF design for CT ΣΔ modulators with selective pole compensation

Abstract: This paper presents a method to design continuoustime Σ∆ modulator with reduced peaking of the signal transfer function (STF). It is demonstrated that the approach is suitable for designing a flat STF while the anti-aliasing properties of the continuous time system can be retained. In addition, the presented method reduces the number of additional circuit elements needed for a flat STF frequency response. Experimental verification of the approach is presented.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
1
0

Year Published

2017
2017
2021
2021

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 4 publications
0
1
0
Order By: Relevance
“…This issue leads to reduction of dynamic range (DR) in applications with strong out-of-band blockers [15]. To solve this problem, some texts offer feed forward coefficients for modification of STF [16][17][18][19]. We propose a feed-forward capacitor as well as a search algorithm to find the best coefficients and to alleviate this unwanted peaking.…”
mentioning
confidence: 99%
“…This issue leads to reduction of dynamic range (DR) in applications with strong out-of-band blockers [15]. To solve this problem, some texts offer feed forward coefficients for modification of STF [16][17][18][19]. We propose a feed-forward capacitor as well as a search algorithm to find the best coefficients and to alleviate this unwanted peaking.…”
mentioning
confidence: 99%