1995
DOI: 10.1007/bf00993313
|View full text |Cite
|
Sign up to set email alerts
|

Partial scan flip-flop selection by use of empirical testability

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
3
0

Year Published

1999
1999
2011
2011

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…1) Structure-based [10,15,20]: choose scan circuitry using structure-based scan selection techniques. These techniques include loop breaking, self-loop breaking and limiting the design's sequential depth;…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…1) Structure-based [10,15,20]: choose scan circuitry using structure-based scan selection techniques. These techniques include loop breaking, self-loop breaking and limiting the design's sequential depth;…”
Section: Related Workmentioning
confidence: 99%
“…Selection of scan flip-flops in hardware has been the subject of several research works in past years [5,6,15,16,18], since reducing the number of scan chain flip-flops means reducing the area overhead and the test time. Additionally, a careful selection of flip-flops can significantly increase the effectiveness of the ATPG (Automatic Test Pattern Generation) tool.…”
Section: Introductionmentioning
confidence: 99%
“…Find all the unobservable ip-ops.3 If no unobservable ip-op exists, return R 4. For each unobservable ip-op, count the number of unobservable ip-ops that can reach it through paths in the circuit.5 Select the ip-op ffi that is reachable from the largest number of unobservable ip-ops.…”
mentioning
confidence: 99%