ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005.
DOI: 10.1109/iccad.2005.1560212
|View full text |Cite
|
Sign up to set email alerts
|

Parametric yield maximization using gate sizing based on efficient statistical power and delay gradient computation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
61
0

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 52 publications
(61 citation statements)
references
References 0 publications
0
61
0
Order By: Relevance
“…There are many papers that explore the benefits of adding statistical delay data into the optimization process [4], [5]- [10], and there are also a number of papers that use a statistical power measure [7], [11]- [15]. However, to the best of our knowledge, there is no publication that shows the benefits of using the statistical power measure alone.…”
mentioning
confidence: 88%
“…There are many papers that explore the benefits of adding statistical delay data into the optimization process [4], [5]- [10], and there are also a number of papers that use a statistical power measure [7], [11]- [15]. However, to the best of our knowledge, there is no publication that shows the benefits of using the statistical power measure alone.…”
mentioning
confidence: 88%
“…Various statistical design techniques have been proposed to deal with the variation problem in CMOS design [14,15]. However, these techniques, proposed for custom VLSI and ASICs, cannot be directly applied to FPGAs in which the circuit mapping varies depending on the user design after fabrication.…”
Section: Related Workmentioning
confidence: 99%
“…7(b). shows MC integration using expectation method as formula (2). Suppose we use MC to estimate the standard deviation of the worst circuit delay in the presence of presence of process variations.…”
Section: Sample Extraction Of Process Parametersmentioning
confidence: 99%
“…The second method is a Monte-Carlo (MC) method, which extracts the input vector for simulation in process variation space and represents the performance of circuit as a statistical distribution. In MC simulation, when we predict the performance of circuit by process parameter, we can easily consider the characteristics of non-standard distribution and high dimensionality in process variation space [2]. In addition time-to-market (TTM) and turnaround-time (TAT) can respond quickly.…”
Section: Introductionmentioning
confidence: 99%