Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore

Ungerer, Theo; Bradatsch, Christian; Frieb, Martin; Kluge, Florian; Mische, Jörg; Stegmeier, Alexander; Jahr, Ralf; Gerdes, Mike; Zaykov, Pavel; Matusova, Lucie; Li, Zai Jian Jia; Petrov, Zlatko; Böddeker, Bert; Kehr, Sebastian; Regler, Hans; Hugl, Andreas; Rochange, Christine; Ozaktas, Haluk; Cassé, Hugues; Bonenfant, Armelle; Sainrat, Pascal; Lay, Nick; George, David; Broster, Ian; Quiñones, Eduardo; Panic, Milos; Abella, Jaume; Hernández, Carles; Cazorla, Francisco J.; Uhrig, Sascha; Rohde, Mathias; Pyka, Arthur

doi:10.1145/2910589

Cited by 17 publications

(14 citation statements)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Therefore, we will focus in this section, on the related works [14][15][16][17][18], which are dedicated to the domain of embedded cyber-physical systems.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications

Reder¹,

Kempf²,

Bucher³

et al. 2019

Journal of Aerospace Information Systems

View full text Add to dashboard Cite

Multi-core processing systems are the solution of choice to provide high embedded computing performance, but drawbacks in timing-predictability and programmability limit their adoption in safety-critical aerospace applications. This work presents a compiler tool-flow for automated parallelization of model-based real-time software, which addresses the shortcomings of multi-core architectures in real-time systems. The flow is demonstrated using a model-based Terrain Awareness and Warning Systems (TAWS) and an edge detection algorithm from the image-processing domain. Model-based applications are first transformed into real-time C code and from there into a well-predictable parallel C program. Tight bounds

show abstract

“…Therefore, we will focus in this section, on the related works [14][15][16][17][18], which are dedicated to the domain of embedded cyber-physical systems.…”

Section: Related Workmentioning

confidence: 99%

“…The approach of the parMERASA project presented in [18] aims for WCET-aware parallelization based on parallel algorithm design patterns. It includes tool-support for application developers to fit their algorithms into parallel and predictable design patterns and algorithm skeletons.…”

Section: Related Workmentioning

confidence: 99%

Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications

Reder¹,

Kempf²,

Bucher³

et al. 2019

Journal of Aerospace Information Systems

View full text Add to dashboard Cite

show abstract

“…These applications are a 3D path planning algorithm and an algorithm for stereo navigation from the avionics domain and a diesel engine motor injection algorithm from the automotive domain. For results, see [55,57].…”

Section: Parallelization Of Hard Real-time Softwarementioning

confidence: 99%

A Parallelization Approach for Hard Real-Time Systems and Its Application on Two Industrial Programs

Frieb

Jahr

Ozaktas

et al. 2016

Int J Parallel Prog

Self Cite

View full text Add to dashboard Cite

Applications in industry often have grown and improved over many years. Since their performance demands increase, they also need to benefit from the availability of multi-core processors. However, a reimplementation from scratch and even a restructuring of these industrial applications is very expensive, often due to high certification efforts. Therefore, a strategy for a systematic parallelization of legacy code is needed. We present a parallelization approach for hard real-time systems, which ensures a high reusage of legacy code and preserves timing analysability. To show its applicability, we apply it on the core algorithm of an avionics application as well as on the control program of a large construction machine. We create models of the legacy programs showing the potential of parallelism, optimize them and change the source codes accordingly. The parallelized applications are placed on a predictable multi-core processor with up to 18 cores. For evaluation, we compare the worst case execution times and their speedups. Furthermore, we analyse limitations coming up at the parallelization process.

show abstract

“…In the meantime, efforts have been made to overcome these problems by appropriate hardware and software design (see e.g. [24,33,34]). A time-predictable execution of tasks requires that both the cores and the NoC have a time-predictable behaviour.…”

Section: Introductionmentioning

confidence: 99%

Support for the logical execution time model on a time-predictable multicore processor

2016

Self Cite

View full text Add to dashboard Cite

The logical execution time (LET) model increases the compositionality of real-time task sets. Removal or addition of tasks does not influence the communication behavior of other tasks. In this work, we extend a multicore operating system running on a timepredictable multicore processor to support the LET model. For communication between tasks we use message passing on a timepredictable network-on-chip to avoid the bottleneck of shared memory. We report our experiences and present results on the costs in terms of memory and execution time.

show abstract

Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore

Cited by 17 publications

References 29 publications

Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications

Worst-Case Execution-Time-Aware Parallelization of Model-Based Avionics Applications

A Parallelization Approach for Hard Real-Time Systems and Its Application on Two Industrial Programs

Support for the logical execution time model on a time-predictable multicore processor

Contact Info

Product

Resources

About