Packet dispatching using module matching in the modified MSM Clos-network switch

Kleban, Janusz

doi:10.1007/s11235-017-0301-8

Cited by 3 publications

(2 citation statements)

References 18 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…And the throughput of a single sharedmemory switch unit is limited by the memory read and write bandwidth. Therefore, people turn to the research of multistage switch fabric, such as some typical three-stage CLOS switches proposed in [5]- [7], [15], [20]. In addition, [8] proposed the distributed multi-stage switch, and [11] proposed a multi-stage switch based on shared egress buffer.…”

Section: Related Work a Switch Fabricsmentioning

confidence: 99%

Design of a 640-Gbps Two-Stage Switch Fabric for Satellite On-Board Switches

Qiao

Chen

2020

IEEE Access

View full text Add to dashboard Cite

Due to the limitation of hardware resources and high reliability requirements for satellite-borne switching equipments and the demand for the increasing network bandwidth, a new type of two-stage satellite on-board switch fabric is presented in this paper. The fully connected structure is composed of eight input modules and eight output modules. And each module has four shared-buffer memories, which guarantee the premise of high-throughput. Compared with the traditional three-stage CLOS switch fabric, central modules are not used in this design. And compared with the complicated inter-stage scheduling algorithm, this paper uses an improved WRR algorithm which supports multi-priority variable-length packets scheduling. This design reduces the consumption of hardware resources and meets the design requirements of satellite-borne switches. In addition, we used the Xilinx FPGA to implement this 32 × 32 two-stage switch fabric, and used ModelSim 10.6d to simulate and analyze the entire design. The simulation results show that the peak throughput of this structure can reach 640 Gbps when the system clock frequency is 200 MHz.INDEX TERMS Satellite on-board switch, high-throughput, two-stage, shared-buffer memory, FPGA. I. INTRODUCTIONSatellite communication technology has developed rapidly and achieved great success in recent years. Compared with terrestrial communication network, satellite communication network has the advantages of wide coverage, less affected by geographical environment factors, larger bandwidth, and cost independent of communication distance, etc [1]. Satellite communication network is an important part of the next generation Internet, and it is also one of the research hotspots in the field of science and technology.In the information era, Internet has penetrated into all walks of life, and it has become an indispensable part of people's work, life and production. At present, people's demand for network bandwidth has far exceeded the existing network switching capacity, which brings severe challenges to the current satellite network. As the key device of the network node, the performance of switch will directly affect the network delay, throughput and other important parameters [2]. Therefore, it is of great significance to study the highthroughput satellite-borne switch for satellite network.

show abstract

Section: Related Work a Switch Fabricsmentioning

confidence: 99%

Design of a 640-Gbps Two-Stage Switch Fabric for Satellite On-Board Switches

Qiao

Chen

2020

IEEE Access

View full text Add to dashboard Cite

show abstract

“…The basic packet dispatching algorithms for this kind of switching fabrics were proposed in [9], [10]. A modified MSM Clos-network switch was proposed and investigated in [11].…”

Section: Introductionmentioning

confidence: 99%

SMM Clos-Network Switches under SD Algorithm

Blaauboer¹,

Lenstra²,

Lodder³

2018

JTIT

Self Cite

View full text Add to dashboard Cite

This paper is devoted to evaluating the performance of Space-Memory-Memory (SMM) Clos-network switches under a packet dispatching scheme employing static connection patterns, referred to as Static Dispatching (SD). The control algorithm with static connection patterns can be easily implemented in the SMM fabric due to bufferless switches in the first stage. Stability is one of the very important performance factors of packet switching nodes. In general, a switch is stable for a particular arrival process if the expected length of the packet queues does not increase without limitation. To prove the stability of the SMM Clos-network switches considered under the SD packet dispatching scheme the discrete Markov chain model of the switch is used and Foster’s criteria to extend Lyapunov’s second (direct) method of stability investigation of discrete time stochastic systems are used. The results of simulation experiments, in terms of average cell delay and packet queue lengths, are shown as well.

show abstract

Orthogonal-path Schedule Algorithm for MSM Clos-network Switching Fabric

Wang

et al. 2019

2019 IEEE 5th International Conference on Computer and Communications (ICCC)

View full text Add to dashboard Cite

Packet dispatching using module matching in the modified MSM Clos-network switch

Cited by 3 publications

References 18 publications

Design of a 640-Gbps Two-Stage Switch Fabric for Satellite On-Board Switches

Design of a 640-Gbps Two-Stage Switch Fabric for Satellite On-Board Switches

SMM Clos-Network Switches under SD Algorithm

Orthogonal-path Schedule Algorithm for MSM Clos-network Switching Fabric

Contact Info

Product

Resources

About