Advanced RF MEMS 2010
DOI: 10.1017/cbo9780511781995.010
|View full text |Cite
|
Sign up to set email alerts
|

Packaging

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
13
0

Year Published

2010
2010
2012
2012

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 9 publications
(13 citation statements)
references
References 41 publications
0
13
0
Order By: Relevance
“…For the 0-level packaging, two general approaches have been taken [4][5][6] here referred to as ''thin-film capping'' and ''chip-capping'', illustrated in Fig. 2 and Fig.…”
Section: -Level Packagingmentioning
confidence: 99%
See 4 more Smart Citations
“…For the 0-level packaging, two general approaches have been taken [4][5][6] here referred to as ''thin-film capping'' and ''chip-capping'', illustrated in Fig. 2 and Fig.…”
Section: -Level Packagingmentioning
confidence: 99%
“…Chip capping as opposed to thin-film capping has the advantage of a large flexibility in processing temperatures and control of the cavity ambient (pressure and gas composition), but on the other hand leads to a rather large form factor and profile. The capping is either done as a die-to-wafer (D2W) capping [12], or as a wafer-to-wafer (W2W) capping [13,5]. The end result is in essence the same, but from the view of process complexity and cost, W2W is the preferred route for small caps (<2 mm 2 ), whereas D2W is preferred for larger cap sizes.…”
Section: -Level ''Chip-capping''mentioning
confidence: 99%
See 3 more Smart Citations