Proceedings of the 38th Annual International Symposium on Computer Architecture 2011
DOI: 10.1145/2000064.2000079
|View full text |Cite
|
Sign up to set email alerts
|

Outrider

Abstract: We present Outrider, an architecture for throughput-oriented processors that provides memory latency tolerance to improve performance on highly threaded workloads. Outrider enables a single thread of execution to be presented to the architecture as multiple decoupled instruction streams that separate memory-accessing and memory-consuming instructions. The key insight is that by decoupling the instruction streams, the processor pipeline can tolerate memory latency in a way similar to out-of-order designs while … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 28 publications
(2 citation statements)
references
References 37 publications
0
2
0
Order By: Relevance
“…Generally, compiler assisted techniques with hardware support rely on statically generated entities that execute efficiently on customized architectures: Braid [71] runs dataflow subgraphs on lower complexity architectures to save energy, while Outrider [17] supports highly efficient simultaneous multithreading. Speculative multithreading executes pre-computation slices [56] with architectural support to validate speculations, relies on ultra-light-weight threads to perform prefetching [13,18,61] or requires hardware communication channels between the prefetching and the main thread [49,53,58].…”
Section: Related Workmentioning
confidence: 99%
“…Generally, compiler assisted techniques with hardware support rely on statically generated entities that execute efficiently on customized architectures: Braid [71] runs dataflow subgraphs on lower complexity architectures to save energy, while Outrider [17] supports highly efficient simultaneous multithreading. Speculative multithreading executes pre-computation slices [56] with architectural support to validate speculations, relies on ultra-light-weight threads to perform prefetching [13,18,61] or requires hardware communication channels between the prefetching and the main thread [49,53,58].…”
Section: Related Workmentioning
confidence: 99%
“…Generally, compiler assisted techniques with hardware support rely on statically generated entities that execute eiciently on customized architectures: Braid [71] runs datalow subgraphs on lower complexity architectures to save energy, while Outrider [17] supports highly eicient simultaneous multithreading. Speculative multithreading executes pre-computation slices [56] with architectural support to validate speculations, relies on ultra-light-weight threads to perform prefetching [13,18,61] or requires hardware communication channels between the prefetching and the main thread [49,53,58].…”
Section: Related Workmentioning
confidence: 99%