Proceedings of 14th VLSI Test Symposium
DOI: 10.1109/vtest.1996.510896
|View full text |Cite
|
Sign up to set email alerts
|

Oscillation-test strategy for analog and mixed-signal integrated circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
72
0
1

Publication Types

Select...
4
4
2

Relationship

0
10

Authors

Journals

citations
Cited by 134 publications
(74 citation statements)
references
References 11 publications
1
72
0
1
Order By: Relevance
“…In [9], an ordering scheme to reduce the test time of parametric faults is presented. In [3], an oscillation based test scheme is used to detect faults. In [18], parametric faults are formulated to estimate yield coverage.…”
Section: Previous Workmentioning
confidence: 99%
“…In [9], an ordering scheme to reduce the test time of parametric faults is presented. In [3], an oscillation based test scheme is used to detect faults. In [18], parametric faults are formulated to estimate yield coverage.…”
Section: Previous Workmentioning
confidence: 99%
“…In order to overcome the problem of the limited accessibility in ICs, design for testability measures have to be taken to improve the controllability and observability by propagating test signals from the external IC pins to and from internal, otherwise inaccessible nodes [140]. These measures can for instance take the form of extra test pins or extra test structures [e.g., (de)multiplexers] to isolate and individually test the different analog blocks in the system [144], analog scan path techniques to read out selected test node signals into a serial scan path [145], or extra circuitry to reconfigure the circuit in the test mode, e.g., use a feedback structure to reconfigure the circuit into an oscillator mode where the oscillation frequency then indicates whether the circuit is faulty or fault-free [146].…”
Section: F Analog and Mixed-signal Testing And Design For Testabilitymentioning
confidence: 99%
“…The basic idea is to switch the Circuit Under Test (CUT) into an oscillator configuration during the test phase, as has been extensively discussed for several circuits (operational amplifiers, filters, data converters) [1][2][3]. During the test, a feedback loop is created to the CUT to produce self-sustained oscillations.…”
Section: Introductionmentioning
confidence: 99%