OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers

Kimura, Keiji; Mase, Mitsuhito; Mikami, Hiroki; Miyamoto, Takamichi; Shirako, Jun; Kasahara, Hironori

doi:10.1007/978-3-642-13374-9_13

Cited by 22 publications

(5 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Increasing efforts are also investigated in software level approach. For example, the OSCAR compiler framework provides a set of compiler directives for power management, which supports dynamic voltage and frequency scaling (DVFS), clock and power gating control at source level [34]. The work in [35] proposed a compiler directed method to reduce both dynamic and leakage power by exploiting task and data parallelism for the embedded multi-media applications.…”

Section: Related Workmentioning

confidence: 99%

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Lin

Kuan

Shih

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

Minimization of power dissipation can be considered at algorithmic, compiler, architectural, logic, and circuit level. Recent research trends for multicore programming models have come to the direction that parallel design patterns can be a solution to develop multicore applications. As parallel design patterns are with regularity, we view this as a great opportunity to exploit power optimizations in the software layer. In this paper, we investigate compilers for low power with parallel design patterns on embedded multicore systems. We evaluate four major parallel design patterns, Pipe and Filter, MapReduce with Iterator, Puppeteer, and Bulk Synchronous Parallel (BSP) Model. Our work attempts to devise power optimization schemes in compilers by exploiting the opportunities of the recurring patterns of embedded multicore programs. The proposed optimization schemes are rate-based optimization for Pipe and Filter pattern , early-exit power optimization for MapReduce with Iterator pattern, power aware mapping algorithm for Puppeteer pattern, and multi-phases power gating scheme for BSP pattern. In our experiments, real world multicore applications are evaluated on a multicore power simulator. Significant power reductions are observed from the experimental results. Therefore, we present a direction for power optimizations that one can further

show abstract

Section: Related Workmentioning

confidence: 99%

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Lin

Kuan

Shih

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

show abstract

“…The Optimally Scheduled Advanced Multiprocessor (OSCAR) multigrain parallelizing compiler (Kimura et al 2010) decomposes an application with several grains of parallelism. It generates a parallelized application from a sequential program that may be compiled by an OpenMP compiler or translated into a Fortran or C program with runtime library calls.…”

Section: Related Workmentioning

confidence: 99%

Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach

Arteaga

Zuckerman

Gao

2017

ACM Trans. Archit. Code Optim.

View full text Add to dashboard Cite

The recent evolution in hardware landscape, aimed at producing high-performance computing systems capable of reaching extreme-scale performance, has reignited the interest in fine-grain multithreading, particularly at the intranode level. Indeed, popular parallel programming environments, such as OpenMP, which features a simple interface for the parallelization of programs, are now incorporating fine-grain constructs. However, since coarse-grain directives are still heavily used, the OpenMP runtime is forced to support both coarse-and fine-grain models of execution, potentially reducing the advantages obtained when executing an application in a fully fine-grain environment. To evaluate the type of applications that benefit from executing in a unified fine-grain program execution model, this article presents a multigrain parallel programming environment for the generation of fine-grain multithreaded applications from programs featuring OpenMP's API, allowing OpenMP programs to be run on top of a fine-grain event-driven program execution model. Experimental results with five scientific benchmarks show that fine-grain applications, generated by and run on our environment with two runtimes implementing a fine-grain event-driven program execution model, are competitive and can outperform their OpenMP counterparts, especially for data-intensive workloads with irregular and dynamic parallelism, reaching speedups as high as 2.6× for Graph500 and 51× for NAS Data Cube.

show abstract

“…Finally, the parallelized and power optimized C or FORTRAN codes are generated with OSCAR API directives [6]. The results can be improved to be more precise and compatible with the target architecture by providing additional information such as number of cores, cache memory size in the form of compiler options.…”

Section: Oscar Compilermentioning

confidence: 99%

“…There are some parallelizing compilers, such as OpenMP Compiler [3] and OS-CAR compiler [4], [5]. For all of these parallelizing compilers, OSCAR Compiler can achieve not only application parallelization but also power optimization [6], [7]. In Ref.…”

Section: Introductionmentioning

confidence: 99%

Android Video Processing System Combined with Automatically Parallelized and Power Optimized Code by OSCAR Compiler

Binh

Tomohiro

Mikami

et al. 2016

Journal of Information Processing

Self Cite

View full text Add to dashboard Cite

The emergence of multi-core processors in smart devices promises higher performance and low power consumption. The parallelization of applications enables us to improve their performance. However, simultaneously utilizing many cores would drastically drain the device battery life. This paper shows a demonstration system of realtime video processing combined with power reduction controlled by the OSCAR automatic parallelization compiler on ODROID-X2, an open Android development platform based on Samsung Exynos4412 Prime with 4 ARM Cortext-A9 cores. In this paper, we exploited the DVFS framework, core partitioning, and profiling technique and OSCAR parallelization-power control algorithm to reduce the total consumption in a real-time video application. The demonstration results show that it can cut power consumption by 42.8% for MPEG-2 Decoder application and 59.8% for Optical Flow application by using 3 cores in both applications.

show abstract

OSCAR API for Real-Time Low-Power Multicores and Its Performance on Multicores and SMP Servers

Cited by 22 publications

References 12 publications

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Compilers for Low Power with Design Patterns on Embedded Multicore Systems

Generating Fine-Grain Multithreaded Applications Using a Multigrain Approach

Android Video Processing System Combined with Automatically Parallelized and Power Optimized Code by OSCAR Compiler

Contact Info

Product

Resources

About