Our system is currently under heavy load due to increased usage. We're actively working on upgrades to improve performance. Thank you for your patience.
2014 IEEE International Reliability Physics Symposium 2014
DOI: 10.1109/irps.2014.6860603
|View full text |Cite
|
Sign up to set email alerts
|

Origin of the endurance degradation in the novel HfO<inf>2</inf>-based 1T ferroelectric non-volatile memories

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
67
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
7

Relationship

3
4

Authors

Journals

citations
Cited by 73 publications
(68 citation statements)
references
References 23 publications
1
67
0
Order By: Relevance
“…According to previous reports [12, 28, 33], the parallel shift in I D – V G curves is attributed to the gradual accumulation of trapped charges in the gate stack, while the slope degradation in I D – V G curves is the result of interface trap generation. Since trapped charges can be de-trapped by electrical means, but generation of interface traps is irreversible, minimizing interface trap generation is extremely important for improving the endurance properties [28]. The interface traps generated by P/E cycling (Δ N it ) can be described using Eq.…”
Section: Resultsmentioning
confidence: 65%
See 2 more Smart Citations
“…According to previous reports [12, 28, 33], the parallel shift in I D – V G curves is attributed to the gradual accumulation of trapped charges in the gate stack, while the slope degradation in I D – V G curves is the result of interface trap generation. Since trapped charges can be de-trapped by electrical means, but generation of interface traps is irreversible, minimizing interface trap generation is extremely important for improving the endurance properties [28]. The interface traps generated by P/E cycling (Δ N it ) can be described using Eq.…”
Section: Resultsmentioning
confidence: 65%
“…However, the gate leakage current for the FeFET with the additional crystalline ZrO 2 seed layer almost does not change up to 5 × 10 2 cycles, and it is always smaller than that for the FeFET without the additional crystalline ZrO 2 seed layer. It is reported that the increase in the gate leakage current might be related to the generated interface traps [28]. The reduction in the gate leakage current with cycling for the FeFET with the additional crystalline ZrO 2 seed layer would be attributed to the suppression of interface trap generation.
Fig.
…”
Section: Resultsmentioning
confidence: 96%
See 1 more Smart Citation
“…As seen in Figure d, however, the endurance property was limited to 10 4 cycles at this stage. This can be improved by engineering the stacks and the operating conditions . In fact, with very high density of bits, the endurance of 10 4 could be sufficient for many applications .…”
Section: Applicationsmentioning
confidence: 99%
“…a continuous change of the polarization state, results in a degradation and consequent reduction of the MW. In contrast the unipolar stress does not influence the MW significantly [59,81,82]. Leakage current defect spectroscopy proved that independent of the polarity of the unipolar stress pulses, both leakage current and memory window stayed constant.…”
Section: Fatiguementioning
confidence: 99%