2020
DOI: 10.1016/j.sysarc.2020.101775
|View full text |Cite
|
Sign up to set email alerts
|

Optimized co-scheduling of mixed-precision neural network accelerator for real-time multitasking applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
7
0

Year Published

2020
2020
2022
2022

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 38 publications
(7 citation statements)
references
References 19 publications
0
7
0
Order By: Relevance
“…Hence, sometimes there is a need to perform additional tests to determine the balance between the rate of action and the level of confidence in assessing the risk of emergencies. W. Jiang et al dealt with optimising neural network operation for real-time multitasking applications [15]. This work will develop general guidelines for the neural network model training using different methodologies with full and partial supervision for the Prescriptive Maintenance strategy (RxM).…”
Section: Analysis Of Neural Network Training Algorithms For Implement...mentioning
confidence: 99%
“…Hence, sometimes there is a need to perform additional tests to determine the balance between the rate of action and the level of confidence in assessing the risk of emergencies. W. Jiang et al dealt with optimising neural network operation for real-time multitasking applications [15]. This work will develop general guidelines for the neural network model training using different methodologies with full and partial supervision for the Prescriptive Maintenance strategy (RxM).…”
Section: Analysis Of Neural Network Training Algorithms For Implement...mentioning
confidence: 99%
“…The PEs (processing elements) support bit-serial multiplication and the weight bits are sent serially with additional PEs used to compensate for the lower throughput of the bit-serial architecture, which is much simpler than bit-parallel multiplication hardware. The concept of using mixed-precision hardware is also explored in [16] which proposes a scheduling strategy to distribute real-time tasks associated with sensor data acquisition, inference and action on a heterogenous system that combines an FPGA and CPU. The FPGA inference accelerator supports precisions from 8 to 64 bits, resulting in different computation times that the scheduler needs to take into account.…”
Section: Introductionmentioning
confidence: 99%
“…A Bluetooth 5 powered architecture was demonstrated by Fraga‐Lamas et al, 8 which not only has the ability to quickly response to critical events but also can handle computing‐intensive complex tasks. Jiang et al 9 focused on reducing the execution time of artificial intelligent applications on hybrid CPU and field‐programmable‐gate‐array platforms. However, all the above research works 4‐9 fail to take into account the energy budgets and reliability requirements in designing CPS algorithms.…”
Section: Introductionmentioning
confidence: 99%
“…Jiang et al 9 focused on reducing the execution time of artificial intelligent applications on hybrid CPU and field‐programmable‐gate‐array platforms. However, all the above research works 4‐9 fail to take into account the energy budgets and reliability requirements in designing CPS algorithms.…”
Section: Introductionmentioning
confidence: 99%