2017 IEEE International Symposium on Circuits and Systems (ISCAS) 2017
DOI: 10.1109/iscas.2017.8050437
|View full text |Cite
|
Sign up to set email alerts
|

On the use of approximate adders in carry-save multiplier-accumulators

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
7
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 21 publications
(7 citation statements)
references
References 12 publications
0
7
0
Order By: Relevance
“…Furthermore, since the home BS selection of the proposed cell search is on the BS side, it offloads the computational cost from the UEs to BSs. To evaluate such offloading in terms of the energy consumption saved by the UE, using Table 1 of [39], we can consider that the energy consumption to perform a single complex multiplication is 1.510 -3 nJ in the circuit made by the 28nm technology. It follows that the energy consumptions to complete the cell search of a UE are 29 J and 40 J for the code-based and proposed network resolved cell search approaches, respectively.…”
Section: Computational Complexity and Energy Consumption Analysismentioning
confidence: 99%
“…Furthermore, since the home BS selection of the proposed cell search is on the BS side, it offloads the computational cost from the UEs to BSs. To evaluate such offloading in terms of the energy consumption saved by the UE, using Table 1 of [39], we can consider that the energy consumption to perform a single complex multiplication is 1.510 -3 nJ in the circuit made by the 28nm technology. It follows that the energy consumptions to complete the cell search of a UE are 29 J and 40 J for the code-based and proposed network resolved cell search approaches, respectively.…”
Section: Computational Complexity and Energy Consumption Analysismentioning
confidence: 99%
“…These compressors are used in the decrease the partial products generated in multiplication process and these are implemented to add the multiple partial products into two partial outputs along with a carry propagating bit. According to the multiplier bit length these compressors are designed to reduce the partial product count [9]. Due to these approximate compressors the addition of partial products is done easily.…”
Section: Design Of Compressorsmentioning
confidence: 99%
“…The exact multipliers are consuming high speed and require huge delay to obtain exact outputs. Due to these exact multipliers, there is only one major defect is that it can't optimize further while using multiple techniques [9]- [11]. Hence for the image processing and signal processing applications accept the errors data and gives the modulated signals.…”
Section: Introductionmentioning
confidence: 99%
“…Some prior works aim to decrease the energy consumption or latency by applying approximate compressors to the different levels of partial product accumulation [1] [5]. The architecture of the adder being used for accumulating the partial product affects the energy consumption of the multiplier [4]. Thus, employing approximations for adders can further reduce the energy consumption of a multiplier.…”
Section: Introductionmentioning
confidence: 99%