2012
DOI: 10.1109/tpel.2010.2075943
|View full text |Cite
|
Sign up to set email alerts
|

On the Limit of the Output Capacitor Reduction in Power-Factor Correctors by Distorting the Line Input Current

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

1
27
0
3

Year Published

2012
2012
2023
2023

Publication Types

Select...
8
2

Relationship

2
8

Authors

Journals

citations
Cited by 94 publications
(31 citation statements)
references
References 14 publications
1
27
0
3
Order By: Relevance
“…Some authors have presented solutions to replace this electrolytic capacitor by other technology (i.e., MKT, MKP, and ceramic). However, these solutions are suitable for ac-dc power supplies based on two-stage structures [26], [27]. The first stage is a boost PFC that draws a sinusoidal input current allowing relatively high low-frequency output-voltage ripple.…”
Section: Appendix Design Considerations Of the Output Capacitor In Comentioning
confidence: 99%
“…Some authors have presented solutions to replace this electrolytic capacitor by other technology (i.e., MKT, MKP, and ceramic). However, these solutions are suitable for ac-dc power supplies based on two-stage structures [26], [27]. The first stage is a boost PFC that draws a sinusoidal input current allowing relatively high low-frequency output-voltage ripple.…”
Section: Appendix Design Considerations Of the Output Capacitor In Comentioning
confidence: 99%
“…The analysis in these papers is based on the fact that decreased pulsating input power leads to decreased ripple power and capacitor volume on the DC bus, which can be achieved by controlling the input current. In [15], a similar concept was also adopted by distorting the input current to reduce the output capacitor. The essence of injecting harmonic currents or distorting the input current is to obtain a varied duty cycle to control the power switches, which changes the amount of energy delivered to the load in each fundamental cycle.…”
Section: Introductionmentioning
confidence: 99%
“…Although, these topologies have a low component count, they suffer from having low efficiencies (<90%) and the inability to remove the bulk capacitor needed in PFC. Nevertheless, the removal of the bulk capacitor is not always possible in a single-stage without including more active components [8]- [11] or distorting the input current [12] [13] due to the pulsating input power of the grid.…”
Section: Introductionmentioning
confidence: 99%