1988
DOI: 10.1051/jphyscol:19884131
|View full text |Cite
|
Sign up to set email alerts
|

On-Resistance in the Aldmost

Abstract: Recently a new lateral power MOSFET named accumulation lateral DMOS transistor (ALDMOST) has been proposed. We have investigated the dependence of the ON-resistance of this type of device on the oxide thickness and the additional semi-insulating layer along the surface of the gate oxide above the drift region. This layer has been introduced in order to lower the high ON-resistance which is in general a disadvantage of this type of MOS transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

1989
1989
1996
1996

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…This lateral DMOS transistor has been analysed previously. [14][15][16] In Figure 13 the geometry can be seen; in Figure 14 the doping profile is shown.…”
Section: Geometries and Doping Projiles Of Examplesmentioning
confidence: 99%
“…This lateral DMOS transistor has been analysed previously. [14][15][16] In Figure 13 the geometry can be seen; in Figure 14 the doping profile is shown.…”
Section: Geometries and Doping Projiles Of Examplesmentioning
confidence: 99%
“…A major drawback of lateral devices is their high on-resistance. To improve the on-resistance of such devices two technics have been proposed : using a semiresistive (such as SIPOS) layer between the channel and drain metallizations [2], or implanting a shallow lightly doped layer at the surface of the wafer [3].…”
Section: Off Statementioning
confidence: 99%