Metrology, Inspection, and Process Control for Microlithography XXXIII 2019
DOI: 10.1117/12.2517284
|View full text |Cite
|
Sign up to set email alerts
|

On device EPE: minimizing overlay, pattern placement, and pitch-walk, in presence of EUV stochastics and etch variations (Conference Presentation)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 0 publications
0
3
0
Order By: Relevance
“…In first three layers, e-Beam images were grabbed using low landing energy voltage. The last two layers, where hidden structures in the stack needed to be imaged, were grabbed using high KeV utilizing the ElluminatorTM technology [3] to simultaneously acquire high-resolution images, see-through images of buried structures, and various metrics. 109 Dies were sampled in two locations-total 218 locations per wafer and per layer.…”
Section: E-beam Imaging and Image Grabbingmentioning
confidence: 99%
“…In first three layers, e-Beam images were grabbed using low landing energy voltage. The last two layers, where hidden structures in the stack needed to be imaged, were grabbed using high KeV utilizing the ElluminatorTM technology [3] to simultaneously acquire high-resolution images, see-through images of buried structures, and various metrics. 109 Dies were sampled in two locations-total 218 locations per wafer and per layer.…”
Section: E-beam Imaging and Image Grabbingmentioning
confidence: 99%
“…For the better proxy to the yield or patterning excursion of the device, Edge Placement Error (EPE) was revisited and clarified as yield limiting metric [1], [5]- [8] . The metric is based on large statistics that combines all the variations both on CD and overlay domains: systematic, global, and local variations [6] .…”
Section: Introductionmentioning
confidence: 99%
“…Photolithographic technology is a major method to produce nanochips in node size down to 7 nm or less at present. For this purpose, a fabrication facility operates extreme-ultraviolet (EUV) light at 13.5 nm from the incoherent tin-droplet source. A commercial EUV scanner currently delivers the power at 13.5 nm above 100 W, with targets to 500 W in the near future; under such great operating power, the heat loads of elements in the machine are invariably a matter of concern and require monitoring.…”
Section: Introductionmentioning
confidence: 99%