On-Chip RMS Detector using CMOS Quad for RF Testing

Acharya, Venkatesh; Cui, Shuang; Banerjee, Bhaskar

doi:10.1109/smic.2009.4770494

Cited by 10 publications

(2 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The basic idea, given also in Fig. 1, is to amplify, rectify and filter out the ripple signal to obtain a DC output which is proportional to the input amplitude [1,16]. This method is applied to the ripple on 1.2 V main supply level of IBM 90 nm CMOS technology.…”

Section: Methodology and Design Specificationsmentioning

confidence: 99%

A CMOS Ripple Detector for Voltage Regulator Testing

et al. 2016

View full text Add to dashboard Cite

This paper presents an RMS based ripple sensor for testing of fully integrated voltage regulators. A DC signal which is proportional to the input ripple amplitude is generated. Final digital pass/fail signal is obtained with a clocked comparator. The sensor can detect a peak-topeak ripple voltage of up to 50 millivolts on the 1.2 V supply rail and has 220 MHz bandwidth. The sensor is designed using IBM 90 nm CMOS technology and its functionality is verified in Cadence Virtuoso simulation environment.

show abstract

Section: Methodology and Design Specificationsmentioning

confidence: 99%

A CMOS Ripple Detector for Voltage Regulator Testing

et al. 2016

View full text Add to dashboard Cite

show abstract

“…A simple CMOS RF detector for on-chip amplitude measurements by RF to DC conversion within the band of 1-5 GHz was proposed in [35]. In order to achieve a higher dynamic range, amplification before converting to DC was proposed in [36][37][38]. However, this technique is limited by the frequency bandwidth of the amplifier preceding the actual RF detector if a large gain value and consequently, a large dynamic range is a target.…”

Section: Introductionmentioning

confidence: 99%

Efficient Integrated Circuits for Wideband Wireless Transceivers

Duong

2016

Linköping Studies in Science and Technology. Dissertations

View full text Add to dashboard Cite

The proliferation of portable communication devices combined with the relentless demand for higher data rates has spurred the development of wireless communication standards which can support wide signal bandwidths. Benefits of the complementary metal oxide semiconductor (CMOS) process such as high device speeds and low manufacturing cost have rendered it the technology of choice for implementing wideband wireless transceiver integrated circuits (ICs). This dissertation addresses the key challenges encountered in the design of wideband wireless transceiver ICs. It is divided into two parts. Part I describes the design of crucial circuit blocks such as a highly selective wideband radio frequency (RF) front-end and an on-chip test module which are typically found in wireless receivers. The design of high-speed, capacitive DACs for wireless transmitters is included in Part II. The first work in Part I is the design and implementation of a wideband RF frontend in 65-nm CMOS. To achieve blocker rejection comparable to surface-acousticwave (SAW) filters, the highly selective and tunable RF receiver utilizes impedance transformation filtering along with a two-stage architecture. It is well known that the low-noise amplifier (LNA) which forms the first front-end stage largely decides the receiver performance in terms of noise figure (NF) and linearity (IIP3/P1dB). The proposed LNA uses double cross-coupling technique to reduce NF while complementary derivative superposition (DS) and resistive feedback are employed to achieve high linearity. The resistive feedback also enhances input matching. In measurements, the front-end achieves performance comparable to SAW filters with blocker rejection greater than 38 dB, NF 3.2-5.2 dB, out-of-band IIP3 > +17 dBm and blocker P1dB > +5 dBm over a frequency range of 0.5-3 GHz. The second work in Part I is the design of an RF amplitude detector for on-chip test. As the complexity of RF ICs continues to grow, the task of testing and debugging Preface This Ph.D thesis presents my research work during the period January 2011 to January 2016 at the Division of Integrated Circuits and Systems (EKS), Department of Electrical Engineering (ISY), Linköping University, Sweden. I have spent 4 years (80% of the total 5 years) on research and course work of at least 90 Europen Credit Transfer System (ECTS). The 20% left which is 1 year is used for full-time teaching duties. The dissertation is mainly based on the following peer-reviewed journal articles and conference publications:

show abstract