Notes on Miller squared code

Smithson, P.M.; Donnelly, T.

doi:10.1049/el:19991332

Cited by 3 publications

(1 citation statement)

References 2 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In 1983, Pittroff and Cooper [19] realize VLSI Manchester encoder-decoder for Ethernet system. In 1999, Smithson and Donnelly [20] had proposed a modified Miller squared encoder. Based on finite state machine (FSM) and RTL implementation, Khan et al [21] realized a Manchester encoder in 2008.…”

Section: Introductionmentioning

confidence: 99%

Time-interleaved CMOS chip design of Manchester and Miller encoder for RFID application

Hung

2012

Analog Integr Circ Sig Process

View full text Add to dashboard Cite

In this paper, we propose a modified Manchester and Miller encoder that can operate in high frequency without a sophisticated circuit structure. Based on the previous proposed architecture, the study has adopted the concept of parallel operation to improve data throughput. In addition, the technique of hardware sharing is adopted in this design to reduce the number of transistors. This circuit is realized by using TSMC CMOS 0.35-lm 2P4M technologies. The simulation results of HSPICE indicate that it functions and works successfully at 200-MHz data rate. An experimental chip had been fabricated and measured. The measured results show that the experimental chip has 50 MHz data throughput rate under 3.3-V supply voltage. The lowest supply voltage 0.6 V is achievable working at 5 kHz data rate. The average power consumption of the circuit under room temperature is 549 lW. The chip area is 70.7 lm 9 72.2 lm. The compact structure and high-speed operation are useful for radio frequency identification applications.

show abstract

Section: Introductionmentioning

confidence: 99%